mirror of
https://github.com/CTCaer/switch-l4t-atf.git
synced 2025-03-04 08:27:13 +00:00
feat(nxp/common/ocram): add driver for OCRAM initialization
In order to enable OCRAM ECC, it need to be initialized with 64-bit writes and then a write performed to address 0x0010_0534 with the value 0x0000_0008. Signed-off-by: Jiafei Pan <Jiafei.Pan@nxp.com> Change-Id: Id7d4f5df65ca52f24e9251c08a75ad2006451b95
This commit is contained in:
parent
8bfb16813a
commit
10b1e13bd2
71
plat/nxp/common/ocram/aarch64/ocram.S
Normal file
71
plat/nxp/common/ocram/aarch64/ocram.S
Normal file
@ -0,0 +1,71 @@
|
||||
/*
|
||||
* Copyright 2021 NXP
|
||||
*
|
||||
* SPDX-License-Identifier: BSD-3-Clause
|
||||
*/
|
||||
|
||||
#include <asm_macros.S>
|
||||
|
||||
#include <soc_default_base_addr.h>
|
||||
#include <soc_default_helper_macros.h>
|
||||
|
||||
.global ocram_init
|
||||
|
||||
/*
|
||||
* void ocram_init(uintptr_t start_addr, size_t size)
|
||||
*
|
||||
* This function will do OCRAM ECC.
|
||||
* OCRAM is initialized with 64-bit writes and then a write
|
||||
* performed to address 0x0010_0534 with the value 0x0000_0008.
|
||||
*
|
||||
* x0: start_addr
|
||||
* x1: size in bytes
|
||||
* Called from C
|
||||
*/
|
||||
|
||||
func ocram_init
|
||||
/* save the aarch32/64 non-volatile registers */
|
||||
stp x4, x5, [sp, #-16]!
|
||||
stp x6, x7, [sp, #-16]!
|
||||
stp x8, x9, [sp, #-16]!
|
||||
stp x10, x11, [sp, #-16]!
|
||||
stp x12, x13, [sp, #-16]!
|
||||
stp x18, x30, [sp, #-16]!
|
||||
|
||||
/* convert bytes to 64-byte chunks */
|
||||
lsr x1, x1, #6
|
||||
1:
|
||||
/* for each location, read and write-back */
|
||||
dc ivac, x0
|
||||
dsb sy
|
||||
ldp x4, x5, [x0]
|
||||
ldp x6, x7, [x0, #16]
|
||||
ldp x8, x9, [x0, #32]
|
||||
ldp x10, x11, [x0, #48]
|
||||
stp x4, x5, [x0]
|
||||
stp x6, x7, [x0, #16]
|
||||
stp x8, x9, [x0, #32]
|
||||
stp x10, x11, [x0, #48]
|
||||
dc cvac, x0
|
||||
|
||||
sub x1, x1, #1
|
||||
cbz x1, 2f
|
||||
add x0, x0, #64
|
||||
b 1b
|
||||
2:
|
||||
/* Clear OCRAM ECC status bit in SBEESR2 and MBEESR2 */
|
||||
ldr w1, =OCRAM_EESR_MASK
|
||||
ldr x0, =DCFG_SBEESR2_ADDR
|
||||
str w1, [x0]
|
||||
ldr x0, =DCFG_MBEESR2_ADDR
|
||||
str w1, [x0]
|
||||
|
||||
/* restore the aarch32/64 non-volatile registers */
|
||||
ldp x18, x30, [sp], #16
|
||||
ldp x12, x13, [sp], #16
|
||||
ldp x10, x11, [sp], #16
|
||||
ldp x8, x9, [sp], #16
|
||||
ldp x6, x7, [sp], #16
|
||||
ldp x4, x5, [sp], #16
|
||||
ret
|
||||
endfunc ocram_init
|
13
plat/nxp/common/ocram/ocram.h
Normal file
13
plat/nxp/common/ocram/ocram.h
Normal file
@ -0,0 +1,13 @@
|
||||
/*
|
||||
* Copyright 2021 NXP
|
||||
*
|
||||
* SPDX-License-Identifier: BSD-3-Clause
|
||||
*
|
||||
*/
|
||||
|
||||
#ifndef OCRAM_H
|
||||
#define OCRAM_H
|
||||
|
||||
void ocram_init(uintptr_t start_addr, size_t size);
|
||||
|
||||
#endif /* OCRAM_H */
|
14
plat/nxp/common/ocram/ocram.mk
Normal file
14
plat/nxp/common/ocram/ocram.mk
Normal file
@ -0,0 +1,14 @@
|
||||
#
|
||||
# Copyright 2021 NXP
|
||||
#
|
||||
# SPDX-License-Identifier: BSD-3-Clause
|
||||
#
|
||||
#
|
||||
|
||||
PLAT_OCRAM_PATH := $(PLAT_COMMON_PATH)/ocram
|
||||
|
||||
OCRAM_SOURCES := ${PLAT_OCRAM_PATH}/$(ARCH)/ocram.S
|
||||
|
||||
BL2_SOURCES += ${OCRAM_SOURCES}
|
||||
|
||||
PLAT_INCLUDES += -I${PLAT_COMMON_PATH}/ocram
|
@ -112,3 +112,8 @@ endif
|
||||
ifneq (${PLAT_XLAT_TABLES_DYNAMIC},)
|
||||
$(eval $(call add_define,PLAT_XLAT_TABLES_DYNAMIC))
|
||||
endif
|
||||
|
||||
ifeq (${OCRAM_ECC_EN},yes)
|
||||
$(eval $(call add_define,CONFIG_OCRAM_ECC_EN))
|
||||
include ${PLAT_COMMON_PATH}/ocram/ocram.mk
|
||||
endif
|
||||
|
Loading…
x
Reference in New Issue
Block a user