mirror of
https://github.com/CTCaer/switch-l4t-atf.git
synced 2025-03-04 00:18:18 +00:00
Add multithreaded DynamIQ dts file
The new dts file overrides the MPIDR values of the processing elements which were defined in the common dtsi file. The new dts file defines four cores in a single cluster, each core having two threads. Signed-off-by: Imre Kis <imre.kis@arm.com> Change-Id: I0f8d8d250289077aee11eede4508871bb61dbc88
This commit is contained in:
parent
1d2b41614c
commit
38c078e05c
41
fdts/fvp-base-gicv3-psci-dynamiq-2t.dts
Normal file
41
fdts/fvp-base-gicv3-psci-dynamiq-2t.dts
Normal file
@ -0,0 +1,41 @@
|
||||
/*
|
||||
* Copyright (c) 2019, Arm Limited. All rights reserved.
|
||||
*
|
||||
* SPDX-License-Identifier: BSD-3-Clause
|
||||
*/
|
||||
|
||||
/dts-v1/;
|
||||
|
||||
/include/ "fvp-base-gicv3-psci-common.dtsi"
|
||||
|
||||
&CPU0 {
|
||||
reg = <0x0 0x0>;
|
||||
};
|
||||
|
||||
&CPU1 {
|
||||
reg = <0x0 0x1>;
|
||||
};
|
||||
|
||||
&CPU2 {
|
||||
reg = <0x0 0x100>;
|
||||
};
|
||||
|
||||
&CPU3 {
|
||||
reg = <0x0 0x101>;
|
||||
};
|
||||
|
||||
&CPU4 {
|
||||
reg = <0x0 0x200>;
|
||||
};
|
||||
|
||||
&CPU5 {
|
||||
reg = <0x0 0x201>;
|
||||
};
|
||||
|
||||
&CPU6 {
|
||||
reg = <0x0 0x300>;
|
||||
};
|
||||
|
||||
&CPU7 {
|
||||
reg = <0x0 0x301>;
|
||||
};
|
Loading…
x
Reference in New Issue
Block a user