mirror of
https://github.com/CTCaer/switch-l4t-atf.git
synced 2024-11-25 02:39:42 +00:00
PSCI: Do not flush cache when unneeded
When a platform enables its caches before it accesses the psci_non_cpu_pd_nodes structure then explicit cache maintenance is not needed. Signed-off-by: Andrew F. Davis <afd@ti.com>
This commit is contained in:
parent
c98db6c617
commit
f996a5f79f
@ -267,7 +267,7 @@ static plat_local_state_t *psci_get_req_local_pwr_states(unsigned int pwrlvl,
|
||||
static plat_local_state_t get_non_cpu_pd_node_local_state(
|
||||
unsigned int parent_idx)
|
||||
{
|
||||
#if !(USE_COHERENT_MEM || HW_ASSISTED_COHERENCY)
|
||||
#if !(USE_COHERENT_MEM || HW_ASSISTED_COHERENCY || WARMBOOT_ENABLE_DCACHE_EARLY)
|
||||
flush_dcache_range(
|
||||
(uintptr_t) &psci_non_cpu_pd_nodes[parent_idx],
|
||||
sizeof(psci_non_cpu_pd_nodes[parent_idx]));
|
||||
@ -283,7 +283,7 @@ static void set_non_cpu_pd_node_local_state(unsigned int parent_idx,
|
||||
plat_local_state_t state)
|
||||
{
|
||||
psci_non_cpu_pd_nodes[parent_idx].local_state = state;
|
||||
#if !(USE_COHERENT_MEM || HW_ASSISTED_COHERENCY)
|
||||
#if !(USE_COHERENT_MEM || HW_ASSISTED_COHERENCY || WARMBOOT_ENABLE_DCACHE_EARLY)
|
||||
flush_dcache_range(
|
||||
(uintptr_t) &psci_non_cpu_pd_nodes[parent_idx],
|
||||
sizeof(psci_non_cpu_pd_nodes[parent_idx]));
|
||||
|
Loading…
Reference in New Issue
Block a user