mirror of
https://github.com/CTCaer/switch-l4t-atf.git
synced 2024-11-28 12:20:31 +00:00
1bdbdc3b3f
In contrast with the non-multi-threading DTS, this enumerates MPIDR values shifted by one affinity level to the left. The newly added DTS reflects CPUs with a single thread in them. Since both DTS files are the same apart from MPIDR contents, the common bits have been moved to a separate file that's then included from the top-level DTS files. The multi-threading version only updates the MPIDR contents. Change-Id: Id225cd93574f764171df8962ac76f42fcb6bba4b Signed-off-by: Jeenu Viswambharan <jeenu.viswambharan@arm.com>
42 lines
443 B
Plaintext
42 lines
443 B
Plaintext
/*
|
|
* Copyright (c) 2017, ARM Limited and Contributors. All rights reserved.
|
|
*
|
|
* SPDX-License-Identifier: BSD-3-Clause
|
|
*/
|
|
|
|
/dts-v1/;
|
|
|
|
/include/ "fvp-base-gicv3-psci-common.dtsi"
|
|
|
|
&CPU0 {
|
|
reg = <0x0 0x0>;
|
|
};
|
|
|
|
&CPU1 {
|
|
reg = <0x0 0x100>;
|
|
};
|
|
|
|
&CPU2 {
|
|
reg = <0x0 0x200>;
|
|
};
|
|
|
|
&CPU3 {
|
|
reg = <0x0 0x300>;
|
|
};
|
|
|
|
&CPU4 {
|
|
reg = <0x0 0x10000>;
|
|
};
|
|
|
|
&CPU5 {
|
|
reg = <0x0 0x10100>;
|
|
};
|
|
|
|
&CPU6 {
|
|
reg = <0x0 0x10200>;
|
|
};
|
|
|
|
&CPU7 {
|
|
reg = <0x0 0x10300>;
|
|
};
|