mirror of
https://github.com/CTCaer/switch-l4t-atf.git
synced 2025-01-06 01:58:25 +00:00
d832aee900
SPE is only supported in non-secure state. Accesses to SPE specific registers from SEL1 will trap to EL3. During a world switch, before `TTBR` is modified the SPE profiling buffers are drained. This is to avoid a potential invalid memory access in SEL1. SPE is architecturally specified only for AArch64. Change-Id: I04a96427d9f9d586c331913d815fdc726855f6b0 Signed-off-by: dp-arm <dimitris.papastamos@arm.com> |
||
---|---|---|
.. | ||
aarch32 | ||
aarch64 | ||
cpu_data_array.c |