CTCaer/switch-l4t-atf
1
0
Fork 0
mirror of https://github.com/CTCaer/switch-l4t-atf.git synced 2024-12-11 20:34:39 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity
453 Commits 9 Branches 0 Tags 36 MiB
C 88.3%
Assembly 7.9%
Makefile 3.6%
Python 0.1%
740134e6dc
Go to file
Juan Castillo 740134e6dc Juno: Reserve some DDR-DRAM for secure use 
This patch configures the TrustZone Controller in Juno to split
the 2GB DDR-DRAM memory at 0x80000000 into Secure and Non-Secure
regions:

- Secure DDR-DRAM: top 16 MB, except for the last 2 MB which are
  used by the SCP for DDR retraining
- Non-Secure DDR-DRAM: remaining DRAM starting at base address

Build option PLAT_TSP_LOCATION selects the location of the secure
payload (BL3-2):

- 'tsram' : Trusted SRAM (default option)
- 'dram'  : Secure region in the DDR-DRAM (set by the TrustZone
            controller)

The MMU memory map has been updated to give BL2 permission to load
BL3-2 into the DDR-DRAM secure region.

Fixes ARM-software/tf-issues#233

Change-Id: I6843fc32ef90aadd3ea6ac4c7f314f8ecbd5d07b
2014-10-14 10:03:58 +01:00
bl1 Fix LENGTH attribute value in linker scripts 2014-09-19 10:00:38 +01:00
bl2 Juno: Use TZC-400 driver calls 2014-10-09 17:15:24 +01:00
bl31 Fix LENGTH attribute value in linker scripts 2014-09-19 10:00:38 +01:00
bl32/tsp Juno: Add support for Test Secure-EL1 Payload 2014-08-21 14:53:48 +01:00
common Rework use of labels in assembly macros. 2014-08-19 14:42:35 +01:00
docs Juno: Reserve some DDR-DRAM for secure use 2014-10-14 10:03:58 +01:00
drivers Juno: Reserve some DDR-DRAM for secure use 2014-10-14 10:03:58 +01:00
fdts FVP: Update device trees to match cpuidle driver 2014-08-20 19:38:58 +01:00
include Juno: Reserve some DDR-DRAM for secure use 2014-10-14 10:03:58 +01:00
lib Add support for selected Cortex-A57 errata workarounds 2014-08-20 19:14:31 +01:00
plat Juno: Reserve some DDR-DRAM for secure use 2014-10-14 10:03:58 +01:00
services Add opteed based on tspd 2014-09-16 11:51:54 -07:00
tools/fip_create Improve BL3-0 documentation 2014-05-19 14:28:53 +01:00
.gitignore Update .gitignore 2014-02-20 19:06:34 +00:00
acknowledgements.md Build system: Fixes #2: Add multi-platform support 2014-01-20 18:45:04 +00:00
contributing.md Update contributing.md with new integration process 2014-04-01 11:22:43 +01:00
license.md Update year in copyright text to 2014 2014-01-17 10:27:53 +00:00
Makefile Add support for specifying pre-built BL binaries in Makefile 2014-09-16 17:55:19 +01:00
readme.md Documentation for version 1.0 2014-08-28 14:24:54 +01:00

readme.md

ARM Trusted Firmware - version 1.0

ARM Trusted Firmware provides a reference implementation of secure world software for ARMv8-A, including Exception Level 3 (EL3) software. This release provides initial support for the [Juno ARM Development Platform] Juno, complementing the existing support for the Base and Foundation [Fixed Virtual Platforms (FVPs)] FVP from ARM.

The intent is to provide a reference implementation of various ARM interface standards, such as the Power State Coordination Interface (PSCI), Trusted Board Boot Requirements (TBBR) and [Secure Monitor] TEE-SMC code. As far as possible the code is designed for reuse or porting to other ARMv8-A model and hardware platforms.

ARM will continue development in collaboration with interested parties to provide a full reference implementation of PSCI, TBBR and Secure Monitor code to the benefit of all developers working with ARMv8-A TrustZone technology.

License

The software is provided under a BSD 3-Clause license. Certain source files are derived from FreeBSD code: the original license is included in these source files.

This Release

This release is a limited functionality implementation of the Trusted Firmware. It provides a suitable starting point for productization. Future versions will contain new features, optimizations and quality improvements.

Functionality

  • Initial implementation of a subset of the Trusted Board Boot Requirements Platform Design Document (PDD). This includes packaging the various firmware images into a Firmware Image Package (FIP) to be loaded from non-volatile storage.

  • Initializes the secure world (for example, exception vectors, control registers, GIC and interrupts for the platform), before transitioning into the normal world.

  • Supports both GICv2 and GICv3 initialization for use by normal world software.

  • Starts the normal world at the Exception Level and Register Width provided by the platform port. Typically this is AArch64 EL2 if available.

  • Handles SMCs (Secure Monitor Calls) conforming to the [SMC Calling Convention PDD] SMCCC using an EL3 runtime services framework.

  • Handles SMCs relating to the [Power State Coordination Interface PDD] PSCI for the Secondary CPU Boot, CPU Hotplug, CPU Idle and System Shutdown/Reset use-cases.

  • A Test Secure-EL1 Payload and Dispatcher to demonstrate Secure Monitor functionality such as world switching, EL1 context management and interrupt routing. This also demonstrates Secure-EL1 interaction with PSCI. Some of this functionality is provided in library form for re-use by other Secure-EL1 Payload Dispatchers.

  • Support for alternative Trusted Boot Firmware. Some platforms have their own Trusted Boot implementation and only require the Secure Monitor functionality provided by ARM Trusted Firmware.

  • Isolation of memory accessible by the secure world from the normal world through programming of a TrustZone controller.

  • Support for CPU specific reset sequences, power down sequences and register dumping during crash reporting. The CPU specific reset sequences include support for errata workarounds.

For a full description of functionality and implementation details, please see the Firmware Design and supporting documentation. The Change Log provides details of changes made since the last release.

Platforms

This release of the Trusted Firmware has been tested on Revision B of the [Juno ARM Development Platform] Juno with Version r0p0-00rel7 of the [ARM SCP Firmware] SCP download.

The Trusted Firmware has also been tested on the 64-bit Linux versions of the following ARM FVPs:

  • Foundation_v8 (Version 2.1, Build 9.0.24)
  • FVP_Base_AEMv8A-AEMv8A (Version 5.8, Build 0.8.5802)
  • FVP_Base_Cortex-A57x4-A53x4 (Version 5.8, Build 0.8.5802)
  • FVP_Base_Cortex-A57x1-A53x1 (Version 5.8, Build 0.8.5802)
  • FVP_Base_Cortex-A57x2-A53x4 (Version 5.8, Build 0.8.5802)

The Foundation FVP can be downloaded free of charge. The Base FVPs can be licensed from ARM: see [www.arm.com/fvp] FVP.

Still to Come

  • Complete Trusted Boot implementation.

  • Complete implementation of the PSCI specification.

  • Support for alternative types of Secure-EL1 Payloads.

  • Completing the currently experimental GICv3 support.

  • Support for new System IP devices.

For a full list of detailed issues in the current code, please see the Change Log and the GitHub issue tracker.

Getting Started

Get the Trusted Firmware source code from GitHub.

See the User Guide for instructions on how to install, build and use the Trusted Firmware with the ARM FVPs.

See the Firmware Design for information on how the ARM Trusted Firmware works.

See the Porting Guide as well for information about how to use this software on another ARMv8-A platform.

See the Contributing Guidelines for information on how to contribute to this project and the Acknowledgments file for a list of contributors to the project.

Feedback and support

ARM welcomes any feedback on the Trusted Firmware. Please send feedback using the GitHub issue tracker.

ARM licensees may contact ARM directly via their partner managers.

Copyright (c) 2013-2014, ARM Limited and Contributors. All rights reserved.