Achin Gupta ec3c10039b Simplify management of SCTLR_EL3 and SCTLR_EL1 ... This patch reworks the manner in which the M,A, C, SA, I, WXN & EE bits of SCTLR_EL3 & SCTLR_EL1 are managed. The EE bit is cleared immediately after reset in EL3. The I, A and SA bits are set next in EL3 and immediately upon entry in S-EL1. These bits are no longer managed in the blX_arch_setup() functions. They do not have to be saved and restored either. The M, WXN and optionally the C bit are set in the enable_mmu_elX() function. This is done during both the warm and cold boot paths. Fixes ARM-software/tf-issues#226 Change-Id: Ie894d1a07b8697c116960d858cd138c50bc7a069		2014-07-28 10:10:22 +01:00
..
cache_helpers.S	Make system register functions inline assembly	2014-06-10 15:26:14 +01:00
cpu_helpers.S	Access system registers directly in assembler	2014-05-07 11:29:50 +01:00
misc_helpers.S	Make system register functions inline assembly	2014-06-10 15:26:14 +01:00
xlat_helpers.c	Reduce deep nesting of header files	2014-05-06 13:57:48 +01:00
xlat_tables.c	Simplify management of SCTLR_EL3 and SCTLR_EL1	2014-07-28 10:10:22 +01:00