Emulator-Archive/ppsspp
1
0
Fork 0
mirror of https://github.com/hrydgard/ppsspp.git synced 2024-11-23 13:30:02 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity
5d4d8ab418
ppsspp/unittest/TestArmEmitter.cpp

278 lines
9.7 KiB
C++
Raw Normal View History

Merge some matrix utils and stuff from the NEON branch
2014-11-29 10:37:45 +00:00
#include "Common/ArmEmitter.h"
#include "Core/MIPS/ARM/ArmRegCacheFPU.h"
#include "Core/MIPS/ARM/ArmJit.h"
#include "Core/MIPS/JitCommon/JitState.h"
#include "Core/MIPS/MIPSVFPUUtils.h"
#include "ext/disarm.h"
Add missing include files to unittest
2015-10-24 16:24:05 +00:00
#include <string.h>
Merge some matrix utils and stuff from the NEON branch
2014-11-29 10:37:45 +00:00
#include "UnitTest.h"
Add the beginnings of a rudimentary ARM64 disassembler
2015-03-06 20:42:19 +00:00
static bool CheckLast(ArmGen::ARMXEmitter &emit, const char *comp) {
Merge some matrix utils and stuff from the NEON branch
2014-11-29 10:37:45 +00:00
u32 instr;
Add CodeBlockCommon base class to remove further arch-specificity in JitBlockCache Remove unused ArmThunk.
2016-05-01 09:13:51 +00:00
memcpy(&instr, emit.GetCodePointer() - 4, 4);
Merge some matrix utils and stuff from the NEON branch
2014-11-29 10:37:45 +00:00
char disasm[512];
ArmDis(0, instr, disasm, sizeof(disasm), true);
EXPECT_EQ_STR(std::string(disasm), std::string(comp));
return true;
}
Add the beginnings of a rudimentary ARM64 disassembler
2015-03-06 20:42:19 +00:00
static void DisassembleARMBetween(const u8 *start, const u8 *end) {
Merge some matrix utils and stuff from the NEON branch
2014-11-29 10:37:45 +00:00
while (start < end) {
char disasm[512];
uint32_t instr;
memcpy(&instr, start, 4);
ArmDis(0, instr, disasm, sizeof(disasm), true);
printf("%s\n", disasm);
start += 4;
}
}
bool TestArmEmitter() {
using namespace ArmGen;
u32 code[512];
ARMXEmitter emitter((u8 *)code);
More ARM32 NEON encoding horrors (VMOVL, VSHLL)
2015-07-10 21:56:42 +00:00
emitter.VSHLL(I_16, Q0, D0, 16);
RET(CheckLast(emitter, "f3b60300 VSHLL.i16 q0, d0, #16"));
emitter.VSHLL(I_8, Q0, D0, 4);
RET(CheckLast(emitter, "f28c0a10 VSHLL.s8 q0, d0, #4"));
emitter.VSHLL(I_8, Q0, D0, 8);
RET(CheckLast(emitter, "f3b20300 VSHLL.i8 q0, d0, #8"));
emitter.VMOVL(I_16 | I_UNSIGNED, Q0, D0);
RET(CheckLast(emitter, "f3900a10 VMOVL.u16 q0, d0"));
emitter.VMOVL(I_32 | I_SIGNED, Q0, D0);
RET(CheckLast(emitter, "f2a00a10 VMOVL.s32 q0, d0"));
ARM32: Disasm and emit NEON shifts-by-immediate
2015-07-08 22:24:57 +00:00
emitter.VSHRN(I_32, D0, Q0, 16);
RET(CheckLast(emitter, "f2900810 VSHRN.i32 d0, q0, #16"));
emitter.VSHRN(I_64, D1, Q2, 24);
RET(CheckLast(emitter, "f2a81814 VSHRN.i64 d1, q2, #24"));
emitter.VSHRN(I_32, D1, Q2, 16);
RET(CheckLast(emitter, "f2901814 VSHRN.i32 d1, q2, #16"));
emitter.VSHRN(I_32, D1, Q2, 8);
RET(CheckLast(emitter, "f2981814 VSHRN.i32 d1, q2, #8"));
//emitter.VNEG(I_32, D1, Q2);
//RET(CheckLast(emitter, "f2af1814 VNEG.s32 d1, q2"));
Merge some matrix utils and stuff from the NEON branch
2014-11-29 10:37:45 +00:00
emitter.VNEG(S1, S2);
RET(CheckLast(emitter, "eef10a41 VNEG s1, s2"));
ARM32: Disasm and emit NEON shifts-by-immediate
2015-07-08 22:24:57 +00:00
emitter.VMOVN(I_32, D1, Q2);
RET(CheckLast(emitter, "f3b61204 VMOVN.i32 d1, q2"));
emitter.VSHR(I_32 | I_UNSIGNED, Q1, Q2, 19);
RET(CheckLast(emitter, "f3ad2054 VSHR.u32 q1, q2, #19"));
emitter.VSHR(I_64, Q1, Q2, 36);
RET(CheckLast(emitter, "f29c20d4 VSHR.s64 q1, q2, #36"));
emitter.VSHL(I_8, D1, D2, 7);
RET(CheckLast(emitter, "f28f1512 VSHL.i8 d1, d2, #7"));
emitter.VSHLL(I_32, Q1, D2, 17);
More ARM32 NEON encoding horrors (VMOVL, VSHLL)
2015-07-10 21:56:42 +00:00
RET(CheckLast(emitter, "f2b12a12 VSHLL.s32 q1, d2, #17"));
Merge some matrix utils and stuff from the NEON branch
2014-11-29 10:37:45 +00:00
emitter.LDR(R3, R7);
RET(CheckLast(emitter, "e5973000 LDR r3, [r7, #0]"));
emitter.VLDR(S3, R8, 48);
RET(CheckLast(emitter, "edd81a0c VLDR s3, [r8, #48]"));
emitter.VSTR(S5, R12, -36);
RET(CheckLast(emitter, "ed4c2a09 VSTR s5, [r12, #-36]"));
emitter.VADD(S1, S2, S3);
RET(CheckLast(emitter, "ee710a21 VADD s1, s2, s3"));
emitter.VADD(D1, D2, D3);
RET(CheckLast(emitter, "ee321b03 VADD d1, d2, d3"));
emitter.VSUB(S1, S2, S3);
RET(CheckLast(emitter, "ee710a61 VSUB s1, s2, s3"));
emitter.VMUL(S7, S8, S9);
RET(CheckLast(emitter, "ee643a24 VMUL s7, s8, s9"));
emitter.VMUL(S0, S5, S10);
RET(CheckLast(emitter, "ee220a85 VMUL s0, s5, s10"));
emitter.VNMUL(S7, S8, S9);
RET(CheckLast(emitter, "ee643a64 VNMUL s7, s8, s9"));
emitter.VMLA(S7, S8, S9);
RET(CheckLast(emitter, "ee443a24 VMLA s7, s8, s9"));
emitter.VNMLA(S7, S8, S9);
RET(CheckLast(emitter, "ee543a64 VNMLA s7, s8, s9"));
emitter.VNMLS(S7, S8, S9);
RET(CheckLast(emitter, "ee543a24 VNMLS s7, s8, s9"));
emitter.VABS(S1, S2);
RET(CheckLast(emitter, "eef00ac1 VABS s1, s2"));
emitter.VMOV(S1, S2);
RET(CheckLast(emitter, "eef00a41 VMOV s1, s2"));
emitter.VMOV(D1, D2);
RET(CheckLast(emitter, "eeb01b42 VMOV d1, d2"));
emitter.VCMP(S1, S2);
RET(CheckLast(emitter, "eef40a41 VCMP s1, s2"));
emitter.VCMPE(S1, S2);
RET(CheckLast(emitter, "eef40ac1 VCMPE s1, s2"));
emitter.VSQRT(S1, S2);
RET(CheckLast(emitter, "eef10ac1 VSQRT s1, s2"));
emitter.VDIV(S1, S2, S3);
RET(CheckLast(emitter, "eec10a21 VDIV s1, s2, s3"));
emitter.VMRS(R1);
RET(CheckLast(emitter, "eef11a10 VMRS r1"));
emitter.VMSR(R7);
RET(CheckLast(emitter, "eee17a10 VMSR r7"));
emitter.VMRS_APSR();
RET(CheckLast(emitter, "eef1fa10 VMRS APSR"));
emitter.VCVT(S0, S1, TO_INT | IS_SIGNED);
RET(CheckLast(emitter, "eebd0a60 VCVT ..."));
emitter.VMOV_imm(I_32, R0, VIMM___x___x, 0xF3);
emitter.VMOV_imm(I_8, R0, VIMMxxxxxxxx, 0xF3);
emitter.VMOV_immf(Q0, 1.0f);
emitter.VMOV_immf(Q0, -1.0f);
emitter.VBIC_imm(I_32, R0, VIMM___x___x, 0xF3);
emitter.VMVN_imm(I_32, R0, VIMM___x___x, 0xF3);
emitter.VPADD(F_32, D0, D0, D0);
emitter.VMOV(Q14, Q2);
emitter.VMOV(S3, S6);
RET(CheckLast(emitter, "eef01a43 VMOV s3, s6"));
emitter.VMOV_imm(I_32, R0, VIMM___x___x, 0xF3);
emitter.VMOV_imm(I_8, R0, VIMMxxxxxxxx, 0xF3);
emitter.VMOV_immf(Q0, 1.0f);
RET(CheckLast(emitter, "f2870f50 VMOV q0, 1.0"));
emitter.VMOV_immf(Q0, -1.0f);
emitter.VBIC_imm(I_32, R0, VIMM___x___x, 0xF3);
emitter.VMVN_imm(I_32, R0, VIMM___x___x, 0xF3);
emitter.VPADD(F_32, D0, D0, D0);
Minor fixes
2014-12-07 23:18:13 +00:00
RET(CheckLast(emitter, "f3000d00 VPADD.f32 d0, d0, d0"));
Merge some matrix utils and stuff from the NEON branch
2014-11-29 10:37:45 +00:00
emitter.VMOV(Q14, Q2);
Minor fixes
2014-12-07 23:18:13 +00:00
emitter.VMLA_scalar(F_32, Q8, Q13, DScalar(D8, 1));
RET(CheckLast(emitter, "f3ea01e8 VMLA.f32 q8, q13, d8[1]"));
Merge some matrix utils and stuff from the NEON branch
2014-11-29 10:37:45 +00:00
emitter.VMOV(S9, R3);
RET(CheckLast(emitter, "ee043a90 VMOV s9, r3"));
emitter.VMOV(R9, S3);
RET(CheckLast(emitter, "ee119a90 VMOV r9, s3"));
emitter.VMVN(Q1, Q13);
disarm: Fix a couple of bugs, and disable a broken test to get to the good stuff in ArmEmitter unittest...
2014-12-07 22:24:39 +00:00
RET(CheckLast(emitter, "f3b025ea VMVN q1, q13"));
Merge some matrix utils and stuff from the NEON branch
2014-11-29 10:37:45 +00:00
emitter.VMOV(S3, S6);
RET(CheckLast(emitter, "eef01a43 VMOV s3, s6"));
emitter.VMOV(S25, S21);
RET(CheckLast(emitter, "eef0ca6a VMOV s25, s21"));
emitter.VLD1(I_32, D19, R3, 2, ALIGN_NONE, R_PC);
RET(CheckLast(emitter, "f4633a8f VLD1.32 {d19-d20}, [r3]"));
emitter.VST1(I_32, D23, R9, 1, ALIGN_NONE, R_PC);
RET(CheckLast(emitter, "f449778f VST1.32 {d23}, [r9]"));
emitter.VLD1_lane(F_32, D8, R3, 0, ALIGN_NONE, R_PC);
RET(CheckLast(emitter, "f4a3880f VLD1.32 {d8[0]}, [r3]"));
emitter.VLD1_lane(I_8, D8, R3, 2, ALIGN_NONE, R_PC);
RET(CheckLast(emitter, "f4a3804f VLD1.i8 {d8[2]}, [r3]"));
emitter.VADD(I_8, D3, D4, D19);
RET(CheckLast(emitter, "f2043823 VADD.i8 d3, d4, d19"));
emitter.VADD(I_32, D3, D4, D19);
RET(CheckLast(emitter, "f2243823 VADD.i32 d3, d4, d19"));
emitter.VADD(F_32, D3, D4, D19);
RET(CheckLast(emitter, "f2043d23 VADD.f32 d3, d4, d19"));
emitter.VSUB(I_16, Q5, Q6, Q15);
RET(CheckLast(emitter, "f31ca86e VSUB.i16 q5, q6, q15"));
emitter.VMUL(F_32, Q1, Q2, Q3);
RET(CheckLast(emitter, "f3042d56 VMUL.f32 q1, q2, q3"));
emitter.VMUL(F_32, Q13, Q15, Q14);
RET(CheckLast(emitter, "f34eadfc VMUL.f32 q13, q15, q14"));
emitter.VADD(F_32, Q1, Q2, Q3);
RET(CheckLast(emitter, "f2042d46 VADD.f32 q1, q2, q3"));
emitter.VADD(F_32, Q11, Q11, Q10);
disarm: Fix a couple of bugs, and disable a broken test to get to the good stuff in ArmEmitter unittest...
2014-12-07 22:24:39 +00:00
RET(CheckLast(emitter, "f2466de4 VADD.f32 q11, q11, q10"));
Merge some matrix utils and stuff from the NEON branch
2014-11-29 10:37:45 +00:00
emitter.VMLA(F_32, Q1, Q2, Q3);
RET(CheckLast(emitter, "f2042d56 VMLA.f32 q1, q2, q3"));
emitter.VMLS(F_32, Q1, Q2, Q3);
RET(CheckLast(emitter, "f2242d56 VMLS.f32 q1, q2, q3"));
emitter.VMLS(I_16, Q1, Q2, Q3);
RET(CheckLast(emitter, "f3142946 VMLS.i16 q1, q2, q3"));
emitter.VEOR(Q0, Q1, Q2);
RET(CheckLast(emitter, "f3020154 VEOR q0, q1, q2"));
emitter.VORR(Q1, Q2, Q3);
RET(CheckLast(emitter, "f2242156 VORR q1, q2, q3"));
emitter.VORR(D1, D2, D3);
RET(CheckLast(emitter, "f2221113 VORR d1, d2, d3"));
emitter.VAND(Q1, Q2, Q3);
RET(CheckLast(emitter, "f2042156 VAND q1, q2, q3"));
emitter.VDUP(F_32, Q14, D30, 1);
RET(CheckLast(emitter, "f3fccc6e VDUP.32 q14, d30[1]"));
// TODO: This is broken.
// emitter.VDUP(F_32, D14, D30, 1);
// RET(CheckLast(emitter, "f3bcec2e VDUP.32 d14, d30[1]"));
//emitter.VNEG(S1, S2);
//RET(CheckLast(emitter, "eef10a60 VNEG.f32 s1, s1"));
emitter.VNEG(F_32, Q1, Q2);
RET(CheckLast(emitter, "f3b927c4 VNEG.f32 q1, q2"));
disarm: Fix a couple of bugs, and disable a broken test to get to the good stuff in ArmEmitter unittest...
2014-12-07 22:24:39 +00:00
//emitter.VABS(F_32, Q1, Q2);
//RET(CheckLast(emitter, "f3b92744 VABS.f32 q1, q2"));
Merge some matrix utils and stuff from the NEON branch
2014-11-29 10:37:45 +00:00
emitter.VMOV(D26, D30);
RET(CheckLast(emitter, "eef0ab6e VMOV d26, d30"));
emitter.VMUL_scalar(F_32, Q12, Q8, DScalar(D0, 0));
RET(CheckLast(emitter, "f3e089c0 VMUL.f32 q12, q8, d0[0]"));
emitter.VMUL_scalar(F_32, Q1, Q2, DScalar(D7, 0));
RET(CheckLast(emitter, "f3a42947 VMUL.f32 q1, q2, d7[0]"));
emitter.VMUL_scalar(F_32, D1, D2, QScalar(Q7, 0));
RET(CheckLast(emitter, "f2a2194e VMUL.f32 d1, d2, d14[0]"));
emitter.VMLA_scalar(F_32, Q1, Q2, DScalar(D7, 0));
RET(CheckLast(emitter, "f3a42147 VMLA.f32 q1, q2, d7[0]"));
emitter.VMIN(F_32, D3, D4, D19);
RET(CheckLast(emitter, "f2243f23 VMIN.f32 d3, d4, d19"));
emitter.VMAX(F_32, Q3, Q4, Q9);
RET(CheckLast(emitter, "f2086f62 VMAX.f32 q3, q4, q9"));
//emitter.VMOV(S1, 112);
//RET(CheckLast(emitter, "eef70a00 VMOV.f32 s1, #112"));
Add CodeBlockCommon base class to remove further arch-specificity in JitBlockCache Remove unused ArmThunk.
2016-05-01 09:13:51 +00:00
const u8 *codeStart = emitter.GetCodePointer();
Merge some matrix utils and stuff from the NEON branch
2014-11-29 10:37:45 +00:00
MIPSState mips;
MIPSComp::JitState js;
Unify JitOptions across the backends. This is required to make ExtractIR not a member of the various backends.
2015-04-12 18:41:26 +00:00
MIPSComp::JitOptions jo;
Merge some matrix utils and stuff from the NEON branch
2014-11-29 10:37:45 +00:00
ArmRegCacheFPU fpr(&mips, &js, &jo);
fpr.SetEmitter(&emitter);
int C000 = GetColumnName(0, M_4x4, 0, 0);
int C010 = GetColumnName(0, M_4x4, 1, 0);
int C020 = GetColumnName(0, M_4x4, 2, 0);
int C030 = GetColumnName(0, M_4x4, 3, 0);
int R000 = GetRowName(0, M_4x4, 0, 0);
int R001 = GetRowName(0, M_4x4, 1, 0);
int R002 = GetRowName(0, M_4x4, 2, 0);
int R003 = GetRowName(0, M_4x4, 3, 0);
Minor fixes
2014-12-07 23:18:13 +00:00
printf("Col 010: %s\n", GetVectorNotation(C010, V_Quad));
printf("Row 003: %s\n", GetVectorNotation(R003, V_Quad));
Merge some matrix utils and stuff from the NEON branch
2014-11-29 10:37:45 +00:00
MIPSAnalyst::AnalysisResults results;
memset(&results, 0, sizeof(results));
Some work towards being able to build two JITs together This will be useful for testing/debugging, but not there yet.
2014-12-13 20:11:36 +00:00
using namespace ArmJitConstants;
Merge some matrix utils and stuff from the NEON branch
2014-11-29 10:37:45 +00:00
fpr.Start(results);
fpr.QMapReg(C000, V_Quad, MAP_DIRTY);
fpr.QMapReg(C010, V_Quad, MAP_DIRTY);
fpr.QMapReg(C020, V_Quad, MAP_DIRTY);
fpr.QMapReg(C030, V_Quad, MAP_DIRTY);
emitter.ORR(R0, R0, R0);
fpr.QMapReg(R000, V_Quad, MAP_DIRTY);
fpr.FlushAll();
fpr.Start(results);
emitter.ORR(R0, R0, R0);
fpr.QMapReg(R000, V_Quad, MAP_DIRTY);
fpr.QMapReg(R001, V_Quad, MAP_DIRTY);
fpr.QMapReg(R002, V_Quad, MAP_DIRTY);
fpr.QMapReg(R003, V_Quad, MAP_DIRTY);
emitter.ORR(R0, R0, R0);
fpr.QMapReg(C000, V_Quad, MAP_DIRTY);
fpr.FlushAll();
Add CodeBlockCommon base class to remove further arch-specificity in JitBlockCache Remove unused ArmThunk.
2016-05-01 09:13:51 +00:00
const u8 *codeEnd = emitter.GetCodePointer();
Merge some matrix utils and stuff from the NEON branch
2014-11-29 10:37:45 +00:00
DisassembleARMBetween(codeStart, codeEnd);
Buildfix the arm emitter test in the unittest. Also do some preparation for being able to have two JITs compiled at the same time which may be useful in testing parts of the ARM jit on Windows.
2014-12-07 13:12:13 +00:00
Merge some matrix utils and stuff from the NEON branch
2014-11-29 10:37:45 +00:00
return true;
}
Reference in New Issue Copy Permalink