Emulator-Archive/ppsspp
1
0
Fork 0
mirror of https://github.com/hrydgard/ppsspp.git synced 2024-11-23 21:39:52 +00:00
Code Issues Actions 2 Packages Projects Releases Wiki Activity

Revert "Shave one instruction off slti and slt on ARM."

Browse Source 
This reverts commit 04742e00fc.
This commit is contained in:
Henrik Rydgard 2013-11-30 16:06:16 +01:00
parent eea8413a82
commit 23e57b71e0
1 changed files with 1 additions and 13 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

14
Core/MIPS/ARM/ArmCompALU.cpp
View File

@ -106,18 +106,12 @@ namespace MIPSComp
break;
}
gpr.MapDirtyIn(rt, rs);
#if 0
CMPI2R(gpr.R(rs), simm, R0);
SetCC(CC_LT);
MOVI2R(gpr.R(rt), 1);
SetCC(CC_GE);
MOVI2R(gpr.R(rt), 0);
SetCC(CC_AL);
#else
// Simply subtract, then use a logical shift to grab the sign bit.
ADDI2R(R0, gpr.R(rs), -simm, R1);
LSR(gpr.R(rt), R0, 31);
#endif
}
break;
@ -134,9 +128,6 @@ namespace MIPSComp
SetCC(CC_HS);
MOVI2R(gpr.R(rt), 0);
SetCC(CC_AL);
// For unsigned, to do the same trick as with signed we need to extract the carry and that
// is probably more expensive than this.
}
break;
@ -373,10 +364,7 @@ namespace MIPSComp
CMN(gpr.R(rs), op2);
} else {
gpr.MapDirtyInIn(rd, rs, rt);
SUB(R0, gpr.R(rs), gpr.R(rt));
LSR(gpr.R(rd), R0, 31);
return;
// CMP(gpr.R(rs), gpr.R(rt));
CMP(gpr.R(rs), gpr.R(rt));
}
SetCC(caseOne);