Emulator-Archive/ppsspp
1
0
Fork 0
mirror of https://github.com/hrydgard/ppsspp.git synced 2024-11-27 07:20:49 +00:00
Code Issues Actions 2 Packages Projects Releases Wiki Activity

add skeleton implementation of "cache" instruction

Browse Source
This commit is contained in:
Henrik Rydgard 2013-01-22 20:30:49 +01:00
parent 82d5ae021e
commit 29f1ae5f70
1 changed files with 16 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

17
Core/MIPS/MIPSInt.cpp
View File

@ -135,7 +135,22 @@ namespace MIPSInt
{
void Int_Cache(u32 op)
{
// DEBUG_LOG(CPU,"cache instruction %08x",op);
int imm = (s16)(op & 0xFFFF);
int rs = _RS;
int addr = R(rs) + imm;
int func = (op >> 16) & 0x1F;
// It appears that a cache line is 0x40 (64) bytes.
switch (func) {
case 25: // Hit Invalidate - zaps the line if present in cache. Should not writeback???? scary.
// No need to do anything.
break;
case 27: // D-cube. Hit Writeback Invalidate.
break;
default:
DEBUG_LOG(CPU,"cache instruction affecting %08x : function %i", addr, func);
}
PC += 4;
}