Unknown W. Brackets
|
9b2fa46861
|
IR: Add mini native jit MIPS block profiler.
|
2023-09-24 23:04:29 -07:00 |
|
Unknown W. Brackets
|
017d0d4b17
|
x86jit: Improve memory breakpoint speed.
This helps a lot compared to before.
|
2023-09-24 07:06:57 -07:00 |
|
Henrik Rydgård
|
1c58617392
|
Merge pull request #18208 from unknownbrackets/x86-ir-float
x86jit: Speed up float to int conversions
|
2023-09-24 09:30:00 +02:00 |
|
Unknown W. Brackets
|
6d41f15f0d
|
x86jit: Implement FSign.
|
2023-09-23 22:08:17 -07:00 |
|
Unknown W. Brackets
|
1c81d47dd4
|
x86jit: Speed up float to int conversions.
|
2023-09-23 13:28:58 -07:00 |
|
Unknown W. Brackets
|
1b756ff8c1
|
arm64jit: Add initial base for IR jit.
This works, but very slowly at this point.
|
2023-09-03 12:14:28 -07:00 |
|
Henrik Rydgård
|
f6c1493373
|
Merge pull request #18048 from unknownbrackets/irjit-vec4
IR: Add a pass to keep things in vec4 more
|
2023-09-02 15:11:06 +02:00 |
|
Unknown W. Brackets
|
becad54923
|
x86jit: Maintain Vec4 on FMov extract.
|
2023-09-01 22:35:59 -07:00 |
|
Unknown W. Brackets
|
c5d0e1d0cc
|
x86jit: Implement float to integer.
|
2023-09-01 22:31:25 -07:00 |
|
Unknown W. Brackets
|
181adde6f1
|
x86jit: Implement float saturates.
|
2023-08-28 23:11:46 -07:00 |
|
Unknown W. Brackets
|
c4d13e522b
|
x86jit: Use a literal pool to avoid rip checks.
|
2023-08-28 23:11:46 -07:00 |
|
Unknown W. Brackets
|
61a99b4bac
|
x86jit: Implement trig/reciprocals.
|
2023-08-27 23:24:30 -07:00 |
|
Unknown W. Brackets
|
00155790d6
|
x86jit: Add some notes for vector calls.
Let's avoid the thunks to be more similar to other backends.
|
2023-08-23 22:17:55 -07:00 |
|
Unknown W. Brackets
|
1ccc2d5d2f
|
x86jit: Fix address offsets with memview mask.
|
2023-08-21 09:03:10 -07:00 |
|
Unknown W. Brackets
|
4e7f8cf213
|
x86jit: Implement load/store.
|
2023-08-20 22:28:54 -07:00 |
|
Unknown W. Brackets
|
c491f701ba
|
x86jit: Add initial IR-based jit backend.
It works, but pretty slow in some parts with everything stubbed.
|
2023-08-20 22:28:54 -07:00 |
|