FEX-Emu/FEX
1
0
Fork 0
mirror of https://github.com/FEX-Emu/FEX.git synced 2024-12-13 17:15:41 +00:00
Code Issues Actions 6 Packages Projects Releases Wiki Activity

OpcodeDispatcher: tweak HSUBPOpImpl

Browse Source 
Signed-off-by: Alyssa Rosenzweig <alyssa@rosenzweig.io>
This commit is contained in:
Alyssa Rosenzweig 2024-06-24 17:41:08 -04:00
parent 635720fe12
commit 21c6986dc7
2 changed files with 9 additions and 9 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
FEXCore/Source/Interface/Core/OpcodeDispatcher.h
View File

@ -1249,7 +1249,7 @@ private:
Ref ExtendVectorElementsImpl(OpcodeArgs, size_t ElementSize, size_t DstElementSize, bool Signed);
Ref HSUBPOpImpl(OpcodeArgs, size_t ElementSize, const X86Tables::DecodedOperand& Src1Op, const X86Tables::DecodedOperand& Src2Op);
Ref HSUBPOpImpl(OpSize Size, size_t ElementSize, Ref Src1, Ref Src2);
Ref InsertPSOpImpl(OpcodeArgs, const X86Tables::DecodedOperand& Src1, const X86Tables::DecodedOperand& Src2,
const X86Tables::DecodedOperand& Imm);

16
FEXCore/Source/Interface/Core/OpcodeDispatcher/Vector.cpp
View File

@ -3455,12 +3455,7 @@ void OpDispatchBuilder::VPMULHRSWOp(OpcodeArgs) {
StoreResult(FPRClass, Op, Result, -1);
}
Ref OpDispatchBuilder::HSUBPOpImpl(OpcodeArgs, size_t ElementSize, const X86Tables::DecodedOperand& Src1Op, const X86Tables::DecodedOperand& Src2Op) {
const auto SrcSize = GetSrcSize(Op);
Ref Src1 = LoadSource(FPRClass, Op, Src1Op, Op->Flags);
Ref Src2 = LoadSource(FPRClass, Op, Src2Op, Op->Flags);
Ref OpDispatchBuilder::HSUBPOpImpl(OpSize SrcSize, size_t ElementSize, Ref Src1, Ref Src2) {
auto Even = _VUnZip(SrcSize, ElementSize, Src1, Src2);
auto Odd = _VUnZip2(SrcSize, ElementSize, Src1, Src2);
return _VFSub(SrcSize, ElementSize, Even, Odd);
@ -3468,7 +3463,9 @@ Ref OpDispatchBuilder::HSUBPOpImpl(OpcodeArgs, size_t ElementSize, const X86Tabl
template<size_t ElementSize>
void OpDispatchBuilder::HSUBP(OpcodeArgs) {
Ref Result = HSUBPOpImpl(Op, ElementSize, Op->Dest, Op->Src[0]);
Ref Src1 = LoadSource(FPRClass, Op, Op->Dest, Op->Flags);
Ref Src2 = LoadSource(FPRClass, Op, Op->Src[0], Op->Flags);
Ref Result = HSUBPOpImpl(OpSizeFromSrc(Op), ElementSize, Src1, Src2);
StoreResult(FPRClass, Op, Result, -1);
}
@ -3480,7 +3477,10 @@ void OpDispatchBuilder::VHSUBPOp(OpcodeArgs) {
const auto DstSize = GetDstSize(Op);
const auto Is256Bit = DstSize == Core::CPUState::XMM_AVX_REG_SIZE;
Ref Result = HSUBPOpImpl(Op, ElementSize, Op->Src[0], Op->Src[1]);
Ref Src1 = LoadSource(FPRClass, Op, Op->Src[0], Op->Flags);
Ref Src2 = LoadSource(FPRClass, Op, Op->Src[1], Op->Flags);
Ref Result = HSUBPOpImpl(OpSizeFromSrc(Op), ElementSize, Src1, Src2);
Ref Dest = Result;
if (Is256Bit) {
Dest = _VInsElement(DstSize, 8, 1, 2, Result, Result);