FEX-Emu/FEX
1
0
Fork 0
mirror of https://github.com/FEX-Emu/FEX.git synced 2024-12-13 17:15:41 +00:00
Code Issues Actions 6 Packages Projects Releases Wiki Activity

Vector: Expose VBLENDOpImpl in the OpcodeDispatcher. It will be reused by AVX128

Browse Source
This commit is contained in:
Ryan Houdek 2024-06-19 05:46:47 -07:00
parent 02aeb0ac1a
commit 3919ec9692
No known key found for this signature in database
2 changed files with 6 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
FEXCore/Source/Interface/Core/OpcodeDispatcher.h
View File

@ -609,6 +609,7 @@ public:
void VANDNOp(OpcodeArgs);
Ref VBLENDOpImpl(uint32_t VecSize, uint32_t ElementSize, Ref Src1, Ref Src2, Ref ZeroRegister, uint64_t Selector);
void VBLENDPDOp(OpcodeArgs);
void VPBLENDDOp(OpcodeArgs);
void VPBLENDWOp(OpcodeArgs);

10
FEXCore/Source/Interface/Core/OpcodeDispatcher/Vector.cpp
View File

@ -4721,7 +4721,7 @@ void OpDispatchBuilder::VPERMQOp(OpcodeArgs) {
StoreResult(FPRClass, Op, Result, -1);
}
static Ref VBLENDOpImpl(IREmitter& IR, uint32_t VecSize, uint32_t ElementSize, Ref Src1, Ref Src2, Ref ZeroRegister, uint64_t Selector) {
Ref OpDispatchBuilder::VBLENDOpImpl(uint32_t VecSize, uint32_t ElementSize, Ref Src1, Ref Src2, Ref ZeroRegister, uint64_t Selector) {
const std::array Sources {Src1, Src2};
Ref Result = ZeroRegister;
@ -4729,7 +4729,7 @@ static Ref VBLENDOpImpl(IREmitter& IR, uint32_t VecSize, uint32_t ElementSize, R
for (int i = 0; i < NumElements; i++) {
const auto SelectorIndex = (Selector >> i) & 1;
Result = IR._VInsElement(VecSize, ElementSize, i, i, Result, Sources[SelectorIndex]);
Result = _VInsElement(VecSize, ElementSize, i, i, Result, Sources[SelectorIndex]);
}
return Result;
@ -4758,7 +4758,7 @@ void OpDispatchBuilder::VBLENDPDOp(OpcodeArgs) {
}
const auto ZeroRegister = LoadZeroVector(DstSize);
Ref Result = VBLENDOpImpl(*this, DstSize, 8, Src1, Src2, ZeroRegister, Selector);
Ref Result = VBLENDOpImpl(DstSize, 8, Src1, Src2, ZeroRegister, Selector);
StoreResult(FPRClass, Op, Result, -1);
}
@ -4801,7 +4801,7 @@ void OpDispatchBuilder::VPBLENDDOp(OpcodeArgs) {
}
const auto ZeroRegister = LoadZeroVector(DstSize);
Ref Result = VBLENDOpImpl(*this, DstSize, 4, Src1, Src2, ZeroRegister, Selector);
Ref Result = VBLENDOpImpl(DstSize, 4, Src1, Src2, ZeroRegister, Selector);
if (!Is256Bit) {
Result = _VMov(16, Result);
}
@ -4835,7 +4835,7 @@ void OpDispatchBuilder::VPBLENDWOp(OpcodeArgs) {
const auto NewSelector = Selector << 8 | Selector;
const auto ZeroRegister = LoadZeroVector(DstSize);
Ref Result = VBLENDOpImpl(*this, DstSize, 2, Src1, Src2, ZeroRegister, NewSelector);
Ref Result = VBLENDOpImpl(DstSize, 2, Src1, Src2, ZeroRegister, NewSelector);
if (Is128Bit) {
Result = _VMov(16, Result);
}