FEX-Emu/FEX
1
0
Fork 0
mirror of https://github.com/FEX-Emu/FEX.git synced 2024-12-13 17:15:41 +00:00
Code Issues Actions 6 Packages Projects Releases Wiki Activity

CPUBackend: Removes SupportsSaturatingRoundingShifts option

Browse Source 
This has always been true ever since we removed the x86 JIT and
Interpreter. This was left over and adding more code for no reason.
This commit is contained in:
Ryan Houdek 2024-06-21 01:01:57 -07:00
parent 424218e327
commit 903d6a742e
No known key found for this signature in database
4 changed files with 6 additions and 24 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
FEXCore/Source/Interface/Core/CPUBackend.h
View File

@ -36,7 +36,6 @@ namespace CodeSerialize {
namespace CPU {
struct CPUBackendFeatures {
bool SupportsFlags = false;
bool SupportsSaturatingRoundingShifts = false;
bool SupportsVTBL2 = false;
};

1
FEXCore/Source/Interface/Core/JIT/Arm64/JIT.cpp
View File

@ -887,7 +887,6 @@ fextl::unique_ptr<CPUBackend> CreateArm64JITCore(FEXCore::Context::ContextImpl*
CPUBackendFeatures GetArm64JITBackendFeatures() {
return CPUBackendFeatures {
.SupportsFlags = true,
.SupportsSaturatingRoundingShifts = true,
.SupportsVTBL2 = true,
};
}

14
FEXCore/Source/Interface/Core/OpcodeDispatcher/AVX_128.cpp
View File

@ -890,17 +890,9 @@ void OpDispatchBuilder::AVX128_VPACKUS(OpcodeArgs) {
}
Ref OpDispatchBuilder::AVX128_PSIGNImpl(size_t ElementSize, Ref Src1, Ref Src2) {
if (CTX->BackendFeatures.SupportsSaturatingRoundingShifts) {
Ref Control = _VSQSHL(OpSize::i128Bit, ElementSize, Src2, (ElementSize * 8) - 1);
Control = _VSRSHR(OpSize::i128Bit, ElementSize, Control, (ElementSize * 8) - 1);
return _VMul(OpSize::i128Bit, ElementSize, Src1, Control);
} else {
auto NegVec = _VNeg(OpSize::i128Bit, ElementSize, Src1);
Ref CmpLT = _VCMPLTZ(OpSize::i128Bit, ElementSize, Src2);
Ref CmpEQ = _VCMPEQZ(OpSize::i128Bit, ElementSize, Src2);
auto BSLResult = _VBSL(OpSize::i128Bit, CmpLT, NegVec, Src1);
return _VAndn(OpSize::i128Bit, OpSize::i128Bit, BSLResult, CmpEQ);
}
Ref Control = _VSQSHL(OpSize::i128Bit, ElementSize, Src2, (ElementSize * 8) - 1);
Control = _VSRSHR(OpSize::i128Bit, ElementSize, Control, (ElementSize * 8) - 1);
return _VMul(OpSize::i128Bit, ElementSize, Src1, Control);
}
template<size_t ElementSize>

14
FEXCore/Source/Interface/Core/OpcodeDispatcher/Vector.cpp
View File

@ -1723,17 +1723,9 @@ void OpDispatchBuilder::VEXTRACT128Op(OpcodeArgs) {
Ref OpDispatchBuilder::PSIGNImpl(OpcodeArgs, size_t ElementSize, Ref Src1, Ref Src2) {
const auto Size = GetSrcSize(Op);
if (CTX->BackendFeatures.SupportsSaturatingRoundingShifts) {
Ref Control = _VSQSHL(Size, ElementSize, Src2, (ElementSize * 8) - 1);
Control = _VSRSHR(Size, ElementSize, Control, (ElementSize * 8) - 1);
return _VMul(Size, ElementSize, Src1, Control);
} else {
auto NegVec = _VNeg(Size, ElementSize, Src1);
Ref CmpLT = _VCMPLTZ(Size, ElementSize, Src2);
Ref CmpEQ = _VCMPEQZ(Size, ElementSize, Src2);
auto BSLResult = _VBSL(Size, CmpLT, NegVec, Src1);
return _VAndn(Size, Size, BSLResult, CmpEQ);
}
Ref Control = _VSQSHL(Size, ElementSize, Src2, (ElementSize * 8) - 1);
Control = _VSRSHR(Size, ElementSize, Control, (ElementSize * 8) - 1);
return _VMul(Size, ElementSize, Src1, Control);
}
template<size_t ElementSize>