FEX-Emu/FEX
1
0
Fork 0
mirror of https://github.com/FEX-Emu/FEX.git synced 2024-12-14 01:18:46 +00:00
Code Issues Actions 6 Packages Projects Releases Wiki Activity

AVX128: Implement support for vpalignr

Browse Source
This commit is contained in:
Ryan Houdek 2024-06-19 06:52:58 -07:00 committed by Alyssa Rosenzweig
parent 05fdec9e72
commit c2beb27a9d
2 changed files with 21 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
FEXCore/Source/Interface/Core/OpcodeDispatcher.h
View File

@ -1178,6 +1178,7 @@ public:
void AVX128_VPSADBW(OpcodeArgs);
void AVX128_VMPSADBW(OpcodeArgs);
void AVX128_VPALIGNR(OpcodeArgs);
// End of AVX 128-bit implementation

21
FEXCore/Source/Interface/Core/OpcodeDispatcher/AVX_128.cpp
View File

@ -346,7 +346,7 @@ void OpDispatchBuilder::InstallAVX128Handlers() {
{OPD(3, 0b01, 0x0C), 1, &OpDispatchBuilder::AVX128_VBLEND<OpSize::i32Bit>},
{OPD(3, 0b01, 0x0D), 1, &OpDispatchBuilder::AVX128_VBLEND<OpSize::i64Bit>},
{OPD(3, 0b01, 0x0E), 1, &OpDispatchBuilder::AVX128_VBLEND<OpSize::i16Bit>},
// TODO: {OPD(3, 0b01, 0x0F), 1, &OpDispatchBuilder::VPALIGNROp},
{OPD(3, 0b01, 0x0F), 1, &OpDispatchBuilder::AVX128_VPALIGNR},
{OPD(3, 0b01, 0x14), 1, &OpDispatchBuilder::AVX128_PExtr<1>},
{OPD(3, 0b01, 0x15), 1, &OpDispatchBuilder::AVX128_PExtr<2>},
@ -1917,4 +1917,23 @@ void OpDispatchBuilder::AVX128_VMPSADBW(OpcodeArgs) {
AVX128_StoreResult_WithOpSize(Op, Op->Dest, Result);
}
void OpDispatchBuilder::AVX128_VPALIGNR(OpcodeArgs) {
const auto Index = Op->Src[2].Literal();
const auto Size = GetDstSize(Op);
const auto SanitizedDstSize = std::min(Size, uint8_t {16});
AVX128_VectorBinaryImpl(Op, Size, OpSize::i8Bit, [this, Index, SanitizedDstSize](size_t, Ref Src1, Ref Src2) -> Ref {
if (Index >= (SanitizedDstSize * 2)) {
// If the immediate is greater than both vectors combined then it zeroes the vector
return LoadZeroVector(OpSize::i128Bit);
}
if (Index == 0) {
return Src2;
}
return _VExtr(OpSize::i128Bit, OpSize::i8Bit, Src1, Src2, Index);
});
}
} // namespace FEXCore::IR