FEX-Emu/FEX
1
0
Fork 0
mirror of https://github.com/FEX-Emu/FEX.git synced 2024-11-23 06:30:01 +00:00
Code Issues Actions 6 Packages Projects Releases Wiki Activity

IR: Change PCLMUL to use IR::OpSize

Browse Source
This commit is contained in:
Ryan Houdek 2024-10-28 01:40:21 -07:00
parent d26d9e7e03
commit f4e930262f
No known key found for this signature in database
2 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
FEXCore/Source/Interface/Core/OpcodeDispatcher/Crypto.cpp
View File

@ -414,7 +414,7 @@ void OpDispatchBuilder::PCLMULQDQOp(OpcodeArgs) {
} }
void OpDispatchBuilder::VPCLMULQDQOp(OpcodeArgs) { void OpDispatchBuilder::VPCLMULQDQOp(OpcodeArgs) {
const auto DstSize = GetDstSize(Op); const auto DstSize = OpSizeFromDst(Op);
Ref Src1 = LoadSource(FPRClass, Op, Op->Src[0], Op->Flags); Ref Src1 = LoadSource(FPRClass, Op, Op->Src[0], Op->Flags);
Ref Src2 = LoadSource(FPRClass, Op, Op->Src[1], Op->Flags); Ref Src2 = LoadSource(FPRClass, Op, Op->Src[1], Op->Flags);

2
FEXCore/Source/Interface/IR/IR.json
View File

@ -2652,7 +2652,7 @@
], ],
"DestSize": "4" "DestSize": "4"
}, },
"FPR = PCLMUL u8:#RegisterSize, FPR:$Src1, FPR:$Src2, u8:$Selector": { "FPR = PCLMUL OpSize:#RegisterSize, FPR:$Src1, FPR:$Src2, u8:$Selector": {
"Desc": [ "Desc": [
"Performs carryless multiplication of 64-bit elements depending on the selector.", "Performs carryless multiplication of 64-bit elements depending on the selector.",
"Selector = 0b00000000: Uses low 64-bit elements from both input vectors", "Selector = 0b00000000: Uses low 64-bit elements from both input vectors",