2008-03-20 06:34:24 +00:00
|
|
|
/*
|
|
|
|
* Device Tree Source for AMCC Glacier (460GT)
|
|
|
|
*
|
|
|
|
* Copyright 2008 DENX Software Engineering, Stefan Roese <sr@denx.de>
|
|
|
|
*
|
|
|
|
* This file is licensed under the terms of the GNU General Public
|
|
|
|
* License version 2. This program is licensed "as is" without
|
|
|
|
* any warranty of any kind, whether express or implied.
|
|
|
|
*/
|
|
|
|
|
2008-05-15 06:46:39 +00:00
|
|
|
/dts-v1/;
|
|
|
|
|
2008-03-20 06:34:24 +00:00
|
|
|
/ {
|
|
|
|
#address-cells = <2>;
|
|
|
|
#size-cells = <1>;
|
|
|
|
model = "amcc,glacier";
|
2008-08-19 15:27:01 +00:00
|
|
|
compatible = "amcc,glacier";
|
2008-05-15 06:46:39 +00:00
|
|
|
dcr-parent = <&{/cpus/cpu@0}>;
|
2008-03-20 06:34:24 +00:00
|
|
|
|
|
|
|
aliases {
|
|
|
|
ethernet0 = &EMAC0;
|
|
|
|
ethernet1 = &EMAC1;
|
|
|
|
ethernet2 = &EMAC2;
|
|
|
|
ethernet3 = &EMAC3;
|
|
|
|
serial0 = &UART0;
|
|
|
|
serial1 = &UART1;
|
|
|
|
};
|
|
|
|
|
|
|
|
cpus {
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
|
|
|
|
|
|
|
cpu@0 {
|
|
|
|
device_type = "cpu";
|
|
|
|
model = "PowerPC,460GT";
|
2008-05-15 06:46:39 +00:00
|
|
|
reg = <0x00000000>;
|
2008-03-20 06:34:24 +00:00
|
|
|
clock-frequency = <0>; /* Filled in by U-Boot */
|
|
|
|
timebase-frequency = <0>; /* Filled in by U-Boot */
|
2008-05-15 06:46:39 +00:00
|
|
|
i-cache-line-size = <32>;
|
|
|
|
d-cache-line-size = <32>;
|
|
|
|
i-cache-size = <32768>;
|
|
|
|
d-cache-size = <32768>;
|
2008-03-20 06:34:24 +00:00
|
|
|
dcr-controller;
|
|
|
|
dcr-access-method = "native";
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
|
|
|
memory {
|
|
|
|
device_type = "memory";
|
2008-05-15 06:46:39 +00:00
|
|
|
reg = <0x00000000 0x00000000 0x00000000>; /* Filled in by U-Boot */
|
2008-03-20 06:34:24 +00:00
|
|
|
};
|
|
|
|
|
|
|
|
UIC0: interrupt-controller0 {
|
|
|
|
compatible = "ibm,uic-460gt","ibm,uic";
|
|
|
|
interrupt-controller;
|
|
|
|
cell-index = <0>;
|
2008-05-15 06:46:39 +00:00
|
|
|
dcr-reg = <0x0c0 0x009>;
|
2008-03-20 06:34:24 +00:00
|
|
|
#address-cells = <0>;
|
|
|
|
#size-cells = <0>;
|
|
|
|
#interrupt-cells = <2>;
|
|
|
|
};
|
|
|
|
|
|
|
|
UIC1: interrupt-controller1 {
|
|
|
|
compatible = "ibm,uic-460gt","ibm,uic";
|
|
|
|
interrupt-controller;
|
|
|
|
cell-index = <1>;
|
2008-05-15 06:46:39 +00:00
|
|
|
dcr-reg = <0x0d0 0x009>;
|
2008-03-20 06:34:24 +00:00
|
|
|
#address-cells = <0>;
|
|
|
|
#size-cells = <0>;
|
|
|
|
#interrupt-cells = <2>;
|
2008-05-15 06:46:39 +00:00
|
|
|
interrupts = <0x1e 0x4 0x1f 0x4>; /* cascade */
|
2008-03-20 06:34:24 +00:00
|
|
|
interrupt-parent = <&UIC0>;
|
|
|
|
};
|
|
|
|
|
|
|
|
UIC2: interrupt-controller2 {
|
|
|
|
compatible = "ibm,uic-460gt","ibm,uic";
|
|
|
|
interrupt-controller;
|
|
|
|
cell-index = <2>;
|
2008-05-15 06:46:39 +00:00
|
|
|
dcr-reg = <0x0e0 0x009>;
|
2008-03-20 06:34:24 +00:00
|
|
|
#address-cells = <0>;
|
|
|
|
#size-cells = <0>;
|
|
|
|
#interrupt-cells = <2>;
|
2008-05-15 06:46:39 +00:00
|
|
|
interrupts = <0xa 0x4 0xb 0x4>; /* cascade */
|
2008-03-20 06:34:24 +00:00
|
|
|
interrupt-parent = <&UIC0>;
|
|
|
|
};
|
|
|
|
|
|
|
|
UIC3: interrupt-controller3 {
|
|
|
|
compatible = "ibm,uic-460gt","ibm,uic";
|
|
|
|
interrupt-controller;
|
|
|
|
cell-index = <3>;
|
2008-05-15 06:46:39 +00:00
|
|
|
dcr-reg = <0x0f0 0x009>;
|
2008-03-20 06:34:24 +00:00
|
|
|
#address-cells = <0>;
|
|
|
|
#size-cells = <0>;
|
|
|
|
#interrupt-cells = <2>;
|
2008-05-15 06:46:39 +00:00
|
|
|
interrupts = <0x10 0x4 0x11 0x4>; /* cascade */
|
2008-03-20 06:34:24 +00:00
|
|
|
interrupt-parent = <&UIC0>;
|
|
|
|
};
|
|
|
|
|
|
|
|
SDR0: sdr {
|
|
|
|
compatible = "ibm,sdr-460gt";
|
2008-05-15 06:46:39 +00:00
|
|
|
dcr-reg = <0x00e 0x002>;
|
2008-03-20 06:34:24 +00:00
|
|
|
};
|
|
|
|
|
|
|
|
CPR0: cpr {
|
|
|
|
compatible = "ibm,cpr-460gt";
|
2008-05-15 06:46:39 +00:00
|
|
|
dcr-reg = <0x00c 0x002>;
|
2008-03-20 06:34:24 +00:00
|
|
|
};
|
|
|
|
|
|
|
|
plb {
|
|
|
|
compatible = "ibm,plb-460gt", "ibm,plb4";
|
|
|
|
#address-cells = <2>;
|
|
|
|
#size-cells = <1>;
|
|
|
|
ranges;
|
|
|
|
clock-frequency = <0>; /* Filled in by U-Boot */
|
|
|
|
|
|
|
|
SDRAM0: sdram {
|
|
|
|
compatible = "ibm,sdram-460gt", "ibm,sdram-405gp";
|
2008-05-15 06:46:39 +00:00
|
|
|
dcr-reg = <0x010 0x002>;
|
2008-03-20 06:34:24 +00:00
|
|
|
};
|
|
|
|
|
|
|
|
MAL0: mcmal {
|
|
|
|
compatible = "ibm,mcmal-460gt", "ibm,mcmal2";
|
2008-05-15 06:46:39 +00:00
|
|
|
dcr-reg = <0x180 0x062>;
|
2008-03-20 06:34:24 +00:00
|
|
|
num-tx-chans = <4>;
|
2008-05-15 06:46:39 +00:00
|
|
|
num-rx-chans = <32>;
|
2008-03-20 06:34:24 +00:00
|
|
|
#address-cells = <0>;
|
|
|
|
#size-cells = <0>;
|
|
|
|
interrupt-parent = <&UIC2>;
|
2008-05-15 06:46:39 +00:00
|
|
|
interrupts = < /*TXEOB*/ 0x6 0x4
|
|
|
|
/*RXEOB*/ 0x7 0x4
|
|
|
|
/*SERR*/ 0x3 0x4
|
|
|
|
/*TXDE*/ 0x4 0x4
|
|
|
|
/*RXDE*/ 0x5 0x4>;
|
|
|
|
desc-base-addr-high = <0x8>;
|
2008-03-20 06:34:24 +00:00
|
|
|
};
|
|
|
|
|
|
|
|
POB0: opb {
|
|
|
|
compatible = "ibm,opb-460gt", "ibm,opb";
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <1>;
|
2008-05-15 06:46:39 +00:00
|
|
|
ranges = <0xb0000000 0x00000004 0xb0000000 0x50000000>;
|
2008-03-20 06:34:24 +00:00
|
|
|
clock-frequency = <0>; /* Filled in by U-Boot */
|
|
|
|
|
|
|
|
EBC0: ebc {
|
|
|
|
compatible = "ibm,ebc-460gt", "ibm,ebc";
|
2008-05-15 06:46:39 +00:00
|
|
|
dcr-reg = <0x012 0x002>;
|
2008-03-20 06:34:24 +00:00
|
|
|
#address-cells = <2>;
|
|
|
|
#size-cells = <1>;
|
|
|
|
clock-frequency = <0>; /* Filled in by U-Boot */
|
2008-04-19 09:57:18 +00:00
|
|
|
/* ranges property is supplied by U-Boot */
|
2008-05-15 06:46:39 +00:00
|
|
|
interrupts = <0x6 0x4>;
|
2008-03-20 06:34:24 +00:00
|
|
|
interrupt-parent = <&UIC1>;
|
2008-04-19 09:57:18 +00:00
|
|
|
|
|
|
|
nor_flash@0,0 {
|
|
|
|
compatible = "amd,s29gl512n", "cfi-flash";
|
|
|
|
bank-width = <2>;
|
2008-05-15 06:46:39 +00:00
|
|
|
reg = <0x00000000 0x00000000 0x04000000>;
|
2008-04-19 09:57:18 +00:00
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <1>;
|
|
|
|
partition@0 {
|
|
|
|
label = "kernel";
|
2008-05-15 06:46:39 +00:00
|
|
|
reg = <0x00000000 0x001e0000>;
|
2008-04-19 09:57:18 +00:00
|
|
|
};
|
|
|
|
partition@1e0000 {
|
|
|
|
label = "dtb";
|
2008-05-15 06:46:39 +00:00
|
|
|
reg = <0x001e0000 0x00020000>;
|
2008-04-19 09:57:18 +00:00
|
|
|
};
|
|
|
|
partition@200000 {
|
|
|
|
label = "ramdisk";
|
2008-05-15 06:46:39 +00:00
|
|
|
reg = <0x00200000 0x01400000>;
|
2008-04-19 09:57:18 +00:00
|
|
|
};
|
|
|
|
partition@1600000 {
|
|
|
|
label = "jffs2";
|
2008-05-15 06:46:39 +00:00
|
|
|
reg = <0x01600000 0x00400000>;
|
2008-04-19 09:57:18 +00:00
|
|
|
};
|
|
|
|
partition@1a00000 {
|
|
|
|
label = "user";
|
2008-05-15 06:46:39 +00:00
|
|
|
reg = <0x01a00000 0x02560000>;
|
2008-04-19 09:57:18 +00:00
|
|
|
};
|
|
|
|
partition@3f60000 {
|
|
|
|
label = "env";
|
2008-05-15 06:46:39 +00:00
|
|
|
reg = <0x03f60000 0x00040000>;
|
2008-04-19 09:57:18 +00:00
|
|
|
};
|
|
|
|
partition@3fa0000 {
|
|
|
|
label = "u-boot";
|
2008-05-15 06:46:39 +00:00
|
|
|
reg = <0x03fa0000 0x00060000>;
|
2008-04-19 09:57:18 +00:00
|
|
|
};
|
|
|
|
};
|
2008-03-20 06:34:24 +00:00
|
|
|
};
|
|
|
|
|
|
|
|
UART0: serial@ef600300 {
|
|
|
|
device_type = "serial";
|
|
|
|
compatible = "ns16550";
|
2008-05-15 06:46:39 +00:00
|
|
|
reg = <0xef600300 0x00000008>;
|
|
|
|
virtual-reg = <0xef600300>;
|
2008-03-20 06:34:24 +00:00
|
|
|
clock-frequency = <0>; /* Filled in by U-Boot */
|
|
|
|
current-speed = <0>; /* Filled in by U-Boot */
|
|
|
|
interrupt-parent = <&UIC1>;
|
2008-05-15 06:46:39 +00:00
|
|
|
interrupts = <0x1 0x4>;
|
2008-03-20 06:34:24 +00:00
|
|
|
};
|
|
|
|
|
|
|
|
UART1: serial@ef600400 {
|
|
|
|
device_type = "serial";
|
|
|
|
compatible = "ns16550";
|
2008-05-15 06:46:39 +00:00
|
|
|
reg = <0xef600400 0x00000008>;
|
|
|
|
virtual-reg = <0xef600400>;
|
2008-03-20 06:34:24 +00:00
|
|
|
clock-frequency = <0>; /* Filled in by U-Boot */
|
|
|
|
current-speed = <0>; /* Filled in by U-Boot */
|
|
|
|
interrupt-parent = <&UIC0>;
|
2008-05-15 06:46:39 +00:00
|
|
|
interrupts = <0x1 0x4>;
|
2008-03-20 06:34:24 +00:00
|
|
|
};
|
|
|
|
|
|
|
|
UART2: serial@ef600500 {
|
|
|
|
device_type = "serial";
|
|
|
|
compatible = "ns16550";
|
2008-05-15 06:46:39 +00:00
|
|
|
reg = <0xef600500 0x00000008>;
|
|
|
|
virtual-reg = <0xef600500>;
|
2008-03-20 06:34:24 +00:00
|
|
|
clock-frequency = <0>; /* Filled in by U-Boot */
|
|
|
|
current-speed = <0>; /* Filled in by U-Boot */
|
|
|
|
interrupt-parent = <&UIC1>;
|
2008-05-15 06:46:39 +00:00
|
|
|
interrupts = <0x1d 0x4>;
|
2008-03-20 06:34:24 +00:00
|
|
|
};
|
|
|
|
|
|
|
|
UART3: serial@ef600600 {
|
|
|
|
device_type = "serial";
|
|
|
|
compatible = "ns16550";
|
2008-05-15 06:46:39 +00:00
|
|
|
reg = <0xef600600 0x00000008>;
|
|
|
|
virtual-reg = <0xef600600>;
|
2008-03-20 06:34:24 +00:00
|
|
|
clock-frequency = <0>; /* Filled in by U-Boot */
|
|
|
|
current-speed = <0>; /* Filled in by U-Boot */
|
|
|
|
interrupt-parent = <&UIC1>;
|
2008-05-15 06:46:39 +00:00
|
|
|
interrupts = <0x1e 0x4>;
|
2008-03-20 06:34:24 +00:00
|
|
|
};
|
|
|
|
|
|
|
|
IIC0: i2c@ef600700 {
|
|
|
|
compatible = "ibm,iic-460gt", "ibm,iic";
|
2008-05-15 06:46:39 +00:00
|
|
|
reg = <0xef600700 0x00000014>;
|
2008-03-20 06:34:24 +00:00
|
|
|
interrupt-parent = <&UIC0>;
|
2008-05-15 06:46:39 +00:00
|
|
|
interrupts = <0x2 0x4>;
|
2008-03-20 06:34:24 +00:00
|
|
|
};
|
|
|
|
|
|
|
|
IIC1: i2c@ef600800 {
|
|
|
|
compatible = "ibm,iic-460gt", "ibm,iic";
|
2008-05-15 06:46:39 +00:00
|
|
|
reg = <0xef600800 0x00000014>;
|
2008-03-20 06:34:24 +00:00
|
|
|
interrupt-parent = <&UIC0>;
|
2008-05-15 06:46:39 +00:00
|
|
|
interrupts = <0x3 0x4>;
|
2008-03-20 06:34:24 +00:00
|
|
|
};
|
|
|
|
|
|
|
|
ZMII0: emac-zmii@ef600d00 {
|
|
|
|
compatible = "ibm,zmii-460gt", "ibm,zmii";
|
2008-05-15 06:46:39 +00:00
|
|
|
reg = <0xef600d00 0x0000000c>;
|
2008-03-20 06:34:24 +00:00
|
|
|
};
|
|
|
|
|
|
|
|
RGMII0: emac-rgmii@ef601500 {
|
|
|
|
compatible = "ibm,rgmii-460gt", "ibm,rgmii";
|
2008-05-15 06:46:39 +00:00
|
|
|
reg = <0xef601500 0x00000008>;
|
2008-03-20 06:34:24 +00:00
|
|
|
has-mdio;
|
|
|
|
};
|
|
|
|
|
|
|
|
RGMII1: emac-rgmii@ef601600 {
|
|
|
|
compatible = "ibm,rgmii-460gt", "ibm,rgmii";
|
2008-05-15 06:46:39 +00:00
|
|
|
reg = <0xef601600 0x00000008>;
|
2008-03-20 06:34:24 +00:00
|
|
|
has-mdio;
|
|
|
|
};
|
|
|
|
|
|
|
|
TAH0: emac-tah@ef601350 {
|
|
|
|
compatible = "ibm,tah-460gt", "ibm,tah";
|
2008-05-15 06:46:39 +00:00
|
|
|
reg = <0xef601350 0x00000030>;
|
2008-03-20 06:34:24 +00:00
|
|
|
};
|
|
|
|
|
|
|
|
TAH1: emac-tah@ef601450 {
|
|
|
|
compatible = "ibm,tah-460gt", "ibm,tah";
|
2008-05-15 06:46:39 +00:00
|
|
|
reg = <0xef601450 0x00000030>;
|
2008-03-20 06:34:24 +00:00
|
|
|
};
|
|
|
|
|
|
|
|
EMAC0: ethernet@ef600e00 {
|
|
|
|
device_type = "network";
|
|
|
|
compatible = "ibm,emac-460gt", "ibm,emac4";
|
|
|
|
interrupt-parent = <&EMAC0>;
|
2008-05-15 06:46:39 +00:00
|
|
|
interrupts = <0x0 0x1>;
|
2008-03-20 06:34:24 +00:00
|
|
|
#interrupt-cells = <1>;
|
|
|
|
#address-cells = <0>;
|
|
|
|
#size-cells = <0>;
|
2008-05-15 06:46:39 +00:00
|
|
|
interrupt-map = </*Status*/ 0x0 &UIC2 0x10 0x4
|
|
|
|
/*Wake*/ 0x1 &UIC2 0x14 0x4>;
|
ibm_newemac: Parameterize EMAC Multicast Match Handling
Various instances of the EMAC core have varying: 1) number of address
match slots, 2) width of the registers for handling address match slots,
3) number of registers for handling address match slots and 4) base
offset for those registers.
As the driver stands today, it assumes that all EMACs have 4 IAHT and
GAHT 32-bit registers, starting at offset 0x30 from the register base,
with only 16-bits of each used for a total of 64 match slots.
The 405EX(r) and 460EX now use the EMAC4SYNC core rather than the EMAC4
core. This core has 8 IAHT and GAHT registers, starting at offset 0x80
from the register base, with ALL 32-bits of each used for a total of
256 match slots.
This adds a new compatible device tree entry "emac4sync" and a new,
related feature flag "EMAC_FTR_EMAC4SYNC" along with a series of macros
and inlines which supply the appropriate parameterized value based on
the presence or absence of the EMAC4SYNC feature.
The code has further been reworked where appropriate to use those macros
and inlines.
In addition, the register size passed to ioremap is now taken from the
device tree:
c4 for EMAC4SYNC cores
74 for EMAC4 cores
70 for EMAC cores
rather than sizeof (emac_regs).
Finally, the device trees have been updated with the appropriate compatible
entries and resource sizes.
This has been tested on an AMCC Haleakala board such that: 1) inbound
ICMP requests to 'haleakala.local' via MDNS from both Mac OS X 10.4.11
and Ubuntu 8.04 systems as well as 2) outbound ICMP requests from
'haleakala.local' to those same systems in the '.local' domain via MDNS
now work.
Signed-off-by: Grant Erickson <gerickson@nuovations.com>
Acked-by: Jeff Garzik <jgarzik@pobox.com>
Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
2008-07-07 22:03:11 +00:00
|
|
|
reg = <0xef600e00 0x00000074>;
|
2008-03-20 06:34:24 +00:00
|
|
|
local-mac-address = [000000000000]; /* Filled in by U-Boot */
|
|
|
|
mal-device = <&MAL0>;
|
|
|
|
mal-tx-channel = <0>;
|
|
|
|
mal-rx-channel = <0>;
|
|
|
|
cell-index = <0>;
|
2008-05-15 06:46:39 +00:00
|
|
|
max-frame-size = <9000>;
|
|
|
|
rx-fifo-size = <4096>;
|
|
|
|
tx-fifo-size = <2048>;
|
2008-03-20 06:34:24 +00:00
|
|
|
phy-mode = "rgmii";
|
2008-05-15 06:46:39 +00:00
|
|
|
phy-map = <0x00000000>;
|
2008-03-20 06:34:24 +00:00
|
|
|
rgmii-device = <&RGMII0>;
|
|
|
|
rgmii-channel = <0>;
|
|
|
|
tah-device = <&TAH0>;
|
|
|
|
tah-channel = <0>;
|
|
|
|
has-inverted-stacr-oc;
|
|
|
|
has-new-stacr-staopc;
|
|
|
|
};
|
|
|
|
|
|
|
|
EMAC1: ethernet@ef600f00 {
|
|
|
|
device_type = "network";
|
|
|
|
compatible = "ibm,emac-460gt", "ibm,emac4";
|
|
|
|
interrupt-parent = <&EMAC1>;
|
2008-05-15 06:46:39 +00:00
|
|
|
interrupts = <0x0 0x1>;
|
2008-03-20 06:34:24 +00:00
|
|
|
#interrupt-cells = <1>;
|
|
|
|
#address-cells = <0>;
|
|
|
|
#size-cells = <0>;
|
2008-05-15 06:46:39 +00:00
|
|
|
interrupt-map = </*Status*/ 0x0 &UIC2 0x11 0x4
|
|
|
|
/*Wake*/ 0x1 &UIC2 0x15 0x4>;
|
ibm_newemac: Parameterize EMAC Multicast Match Handling
Various instances of the EMAC core have varying: 1) number of address
match slots, 2) width of the registers for handling address match slots,
3) number of registers for handling address match slots and 4) base
offset for those registers.
As the driver stands today, it assumes that all EMACs have 4 IAHT and
GAHT 32-bit registers, starting at offset 0x30 from the register base,
with only 16-bits of each used for a total of 64 match slots.
The 405EX(r) and 460EX now use the EMAC4SYNC core rather than the EMAC4
core. This core has 8 IAHT and GAHT registers, starting at offset 0x80
from the register base, with ALL 32-bits of each used for a total of
256 match slots.
This adds a new compatible device tree entry "emac4sync" and a new,
related feature flag "EMAC_FTR_EMAC4SYNC" along with a series of macros
and inlines which supply the appropriate parameterized value based on
the presence or absence of the EMAC4SYNC feature.
The code has further been reworked where appropriate to use those macros
and inlines.
In addition, the register size passed to ioremap is now taken from the
device tree:
c4 for EMAC4SYNC cores
74 for EMAC4 cores
70 for EMAC cores
rather than sizeof (emac_regs).
Finally, the device trees have been updated with the appropriate compatible
entries and resource sizes.
This has been tested on an AMCC Haleakala board such that: 1) inbound
ICMP requests to 'haleakala.local' via MDNS from both Mac OS X 10.4.11
and Ubuntu 8.04 systems as well as 2) outbound ICMP requests from
'haleakala.local' to those same systems in the '.local' domain via MDNS
now work.
Signed-off-by: Grant Erickson <gerickson@nuovations.com>
Acked-by: Jeff Garzik <jgarzik@pobox.com>
Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
2008-07-07 22:03:11 +00:00
|
|
|
reg = <0xef600f00 0x00000074>;
|
2008-03-20 06:34:24 +00:00
|
|
|
local-mac-address = [000000000000]; /* Filled in by U-Boot */
|
|
|
|
mal-device = <&MAL0>;
|
|
|
|
mal-tx-channel = <1>;
|
|
|
|
mal-rx-channel = <8>;
|
|
|
|
cell-index = <1>;
|
2008-05-15 06:46:39 +00:00
|
|
|
max-frame-size = <9000>;
|
|
|
|
rx-fifo-size = <4096>;
|
|
|
|
tx-fifo-size = <2048>;
|
2008-03-20 06:34:24 +00:00
|
|
|
phy-mode = "rgmii";
|
2008-05-15 06:46:39 +00:00
|
|
|
phy-map = <0x00000000>;
|
2008-03-20 06:34:24 +00:00
|
|
|
rgmii-device = <&RGMII0>;
|
|
|
|
rgmii-channel = <1>;
|
|
|
|
tah-device = <&TAH1>;
|
2008-04-03 13:35:06 +00:00
|
|
|
tah-channel = <1>;
|
2008-03-20 06:34:24 +00:00
|
|
|
has-inverted-stacr-oc;
|
|
|
|
has-new-stacr-staopc;
|
2008-04-03 13:35:06 +00:00
|
|
|
mdio-device = <&EMAC0>;
|
2008-03-20 06:34:24 +00:00
|
|
|
};
|
|
|
|
|
|
|
|
EMAC2: ethernet@ef601100 {
|
|
|
|
device_type = "network";
|
|
|
|
compatible = "ibm,emac-460gt", "ibm,emac4";
|
|
|
|
interrupt-parent = <&EMAC2>;
|
2008-05-15 06:46:39 +00:00
|
|
|
interrupts = <0x0 0x1>;
|
2008-03-20 06:34:24 +00:00
|
|
|
#interrupt-cells = <1>;
|
|
|
|
#address-cells = <0>;
|
|
|
|
#size-cells = <0>;
|
2008-05-15 06:46:39 +00:00
|
|
|
interrupt-map = </*Status*/ 0x0 &UIC2 0x12 0x4
|
|
|
|
/*Wake*/ 0x1 &UIC2 0x16 0x4>;
|
ibm_newemac: Parameterize EMAC Multicast Match Handling
Various instances of the EMAC core have varying: 1) number of address
match slots, 2) width of the registers for handling address match slots,
3) number of registers for handling address match slots and 4) base
offset for those registers.
As the driver stands today, it assumes that all EMACs have 4 IAHT and
GAHT 32-bit registers, starting at offset 0x30 from the register base,
with only 16-bits of each used for a total of 64 match slots.
The 405EX(r) and 460EX now use the EMAC4SYNC core rather than the EMAC4
core. This core has 8 IAHT and GAHT registers, starting at offset 0x80
from the register base, with ALL 32-bits of each used for a total of
256 match slots.
This adds a new compatible device tree entry "emac4sync" and a new,
related feature flag "EMAC_FTR_EMAC4SYNC" along with a series of macros
and inlines which supply the appropriate parameterized value based on
the presence or absence of the EMAC4SYNC feature.
The code has further been reworked where appropriate to use those macros
and inlines.
In addition, the register size passed to ioremap is now taken from the
device tree:
c4 for EMAC4SYNC cores
74 for EMAC4 cores
70 for EMAC cores
rather than sizeof (emac_regs).
Finally, the device trees have been updated with the appropriate compatible
entries and resource sizes.
This has been tested on an AMCC Haleakala board such that: 1) inbound
ICMP requests to 'haleakala.local' via MDNS from both Mac OS X 10.4.11
and Ubuntu 8.04 systems as well as 2) outbound ICMP requests from
'haleakala.local' to those same systems in the '.local' domain via MDNS
now work.
Signed-off-by: Grant Erickson <gerickson@nuovations.com>
Acked-by: Jeff Garzik <jgarzik@pobox.com>
Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
2008-07-07 22:03:11 +00:00
|
|
|
reg = <0xef601100 0x00000074>;
|
2008-03-20 06:34:24 +00:00
|
|
|
local-mac-address = [000000000000]; /* Filled in by U-Boot */
|
|
|
|
mal-device = <&MAL0>;
|
|
|
|
mal-tx-channel = <2>;
|
2008-05-15 06:46:39 +00:00
|
|
|
mal-rx-channel = <16>;
|
2008-03-20 06:34:24 +00:00
|
|
|
cell-index = <2>;
|
2008-05-15 06:46:39 +00:00
|
|
|
max-frame-size = <9000>;
|
|
|
|
rx-fifo-size = <4096>;
|
|
|
|
tx-fifo-size = <2048>;
|
2008-03-20 06:34:24 +00:00
|
|
|
phy-mode = "rgmii";
|
2008-05-15 06:46:39 +00:00
|
|
|
phy-map = <0x00000000>;
|
2008-03-20 06:34:24 +00:00
|
|
|
rgmii-device = <&RGMII1>;
|
|
|
|
rgmii-channel = <0>;
|
|
|
|
has-inverted-stacr-oc;
|
|
|
|
has-new-stacr-staopc;
|
2008-04-03 13:35:06 +00:00
|
|
|
mdio-device = <&EMAC0>;
|
2008-03-20 06:34:24 +00:00
|
|
|
};
|
|
|
|
|
|
|
|
EMAC3: ethernet@ef601200 {
|
|
|
|
device_type = "network";
|
|
|
|
compatible = "ibm,emac-460gt", "ibm,emac4";
|
|
|
|
interrupt-parent = <&EMAC3>;
|
2008-05-15 06:46:39 +00:00
|
|
|
interrupts = <0x0 0x1>;
|
2008-03-20 06:34:24 +00:00
|
|
|
#interrupt-cells = <1>;
|
|
|
|
#address-cells = <0>;
|
|
|
|
#size-cells = <0>;
|
2008-05-15 06:46:39 +00:00
|
|
|
interrupt-map = </*Status*/ 0x0 &UIC2 0x13 0x4
|
|
|
|
/*Wake*/ 0x1 &UIC2 0x17 0x4>;
|
ibm_newemac: Parameterize EMAC Multicast Match Handling
Various instances of the EMAC core have varying: 1) number of address
match slots, 2) width of the registers for handling address match slots,
3) number of registers for handling address match slots and 4) base
offset for those registers.
As the driver stands today, it assumes that all EMACs have 4 IAHT and
GAHT 32-bit registers, starting at offset 0x30 from the register base,
with only 16-bits of each used for a total of 64 match slots.
The 405EX(r) and 460EX now use the EMAC4SYNC core rather than the EMAC4
core. This core has 8 IAHT and GAHT registers, starting at offset 0x80
from the register base, with ALL 32-bits of each used for a total of
256 match slots.
This adds a new compatible device tree entry "emac4sync" and a new,
related feature flag "EMAC_FTR_EMAC4SYNC" along with a series of macros
and inlines which supply the appropriate parameterized value based on
the presence or absence of the EMAC4SYNC feature.
The code has further been reworked where appropriate to use those macros
and inlines.
In addition, the register size passed to ioremap is now taken from the
device tree:
c4 for EMAC4SYNC cores
74 for EMAC4 cores
70 for EMAC cores
rather than sizeof (emac_regs).
Finally, the device trees have been updated with the appropriate compatible
entries and resource sizes.
This has been tested on an AMCC Haleakala board such that: 1) inbound
ICMP requests to 'haleakala.local' via MDNS from both Mac OS X 10.4.11
and Ubuntu 8.04 systems as well as 2) outbound ICMP requests from
'haleakala.local' to those same systems in the '.local' domain via MDNS
now work.
Signed-off-by: Grant Erickson <gerickson@nuovations.com>
Acked-by: Jeff Garzik <jgarzik@pobox.com>
Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
2008-07-07 22:03:11 +00:00
|
|
|
reg = <0xef601200 0x00000074>;
|
2008-03-20 06:34:24 +00:00
|
|
|
local-mac-address = [000000000000]; /* Filled in by U-Boot */
|
|
|
|
mal-device = <&MAL0>;
|
|
|
|
mal-tx-channel = <3>;
|
2008-05-15 06:46:39 +00:00
|
|
|
mal-rx-channel = <24>;
|
2008-03-20 06:34:24 +00:00
|
|
|
cell-index = <3>;
|
2008-05-15 06:46:39 +00:00
|
|
|
max-frame-size = <9000>;
|
|
|
|
rx-fifo-size = <4096>;
|
|
|
|
tx-fifo-size = <2048>;
|
2008-03-20 06:34:24 +00:00
|
|
|
phy-mode = "rgmii";
|
2008-05-15 06:46:39 +00:00
|
|
|
phy-map = <0x00000000>;
|
2008-03-20 06:34:24 +00:00
|
|
|
rgmii-device = <&RGMII1>;
|
|
|
|
rgmii-channel = <1>;
|
|
|
|
has-inverted-stacr-oc;
|
|
|
|
has-new-stacr-staopc;
|
2008-04-03 13:35:06 +00:00
|
|
|
mdio-device = <&EMAC0>;
|
2008-03-20 06:34:24 +00:00
|
|
|
};
|
|
|
|
};
|
|
|
|
|
|
|
|
PCIX0: pci@c0ec00000 {
|
|
|
|
device_type = "pci";
|
|
|
|
#interrupt-cells = <1>;
|
|
|
|
#size-cells = <2>;
|
|
|
|
#address-cells = <3>;
|
|
|
|
compatible = "ibm,plb-pcix-460gt", "ibm,plb-pcix";
|
|
|
|
primary;
|
|
|
|
large-inbound-windows;
|
|
|
|
enable-msi-hole;
|
2008-05-15 06:46:39 +00:00
|
|
|
reg = <0x0000000c 0x0ec00000 0x00000008 /* Config space access */
|
|
|
|
0x00000000 0x00000000 0x00000000 /* no IACK cycles */
|
|
|
|
0x0000000c 0x0ed00000 0x00000004 /* Special cycles */
|
|
|
|
0x0000000c 0x0ec80000 0x00000100 /* Internal registers */
|
|
|
|
0x0000000c 0x0ec80100 0x000000fc>; /* Internal messaging registers */
|
2008-03-20 06:34:24 +00:00
|
|
|
|
|
|
|
/* Outbound ranges, one memory and one IO,
|
|
|
|
* later cannot be changed
|
|
|
|
*/
|
2008-05-15 06:46:39 +00:00
|
|
|
ranges = <0x02000000 0x00000000 0x80000000 0x0000000d 0x80000000 0x00000000 0x80000000
|
|
|
|
0x01000000 0x00000000 0x00000000 0x0000000c 0x08000000 0x00000000 0x00010000>;
|
2008-03-20 06:34:24 +00:00
|
|
|
|
|
|
|
/* Inbound 2GB range starting at 0 */
|
2008-05-15 06:46:39 +00:00
|
|
|
dma-ranges = <0x42000000 0x0 0x0 0x0 0x0 0x0 0x80000000>;
|
2008-03-20 06:34:24 +00:00
|
|
|
|
|
|
|
/* This drives busses 0 to 0x3f */
|
2008-05-15 06:46:39 +00:00
|
|
|
bus-range = <0x0 0x3f>;
|
2008-03-20 06:34:24 +00:00
|
|
|
|
|
|
|
/* All PCI interrupts are routed to ext IRQ 2 -> UIC1-0 */
|
2008-05-15 06:46:39 +00:00
|
|
|
interrupt-map-mask = <0x0 0x0 0x0 0x0>;
|
|
|
|
interrupt-map = < 0x0 0x0 0x0 0x0 &UIC1 0x0 0x8 >;
|
2008-03-20 06:34:24 +00:00
|
|
|
};
|
|
|
|
|
|
|
|
PCIE0: pciex@d00000000 {
|
|
|
|
device_type = "pci";
|
|
|
|
#interrupt-cells = <1>;
|
|
|
|
#size-cells = <2>;
|
|
|
|
#address-cells = <3>;
|
|
|
|
compatible = "ibm,plb-pciex-460ex", "ibm,plb-pciex";
|
|
|
|
primary;
|
2008-05-15 06:46:39 +00:00
|
|
|
port = <0x0>; /* port number */
|
|
|
|
reg = <0x0000000d 0x00000000 0x20000000 /* Config space access */
|
|
|
|
0x0000000c 0x08010000 0x00001000>; /* Registers */
|
|
|
|
dcr-reg = <0x100 0x020>;
|
|
|
|
sdr-base = <0x300>;
|
2008-03-20 06:34:24 +00:00
|
|
|
|
|
|
|
/* Outbound ranges, one memory and one IO,
|
|
|
|
* later cannot be changed
|
|
|
|
*/
|
2008-05-15 06:46:39 +00:00
|
|
|
ranges = <0x02000000 0x00000000 0x80000000 0x0000000e 0x00000000 0x00000000 0x80000000
|
|
|
|
0x01000000 0x00000000 0x00000000 0x0000000f 0x80000000 0x00000000 0x00010000>;
|
2008-03-20 06:34:24 +00:00
|
|
|
|
|
|
|
/* Inbound 2GB range starting at 0 */
|
2008-05-15 06:46:39 +00:00
|
|
|
dma-ranges = <0x42000000 0x0 0x0 0x0 0x0 0x0 0x80000000>;
|
2008-03-20 06:34:24 +00:00
|
|
|
|
|
|
|
/* This drives busses 40 to 0x7f */
|
2008-05-15 06:46:39 +00:00
|
|
|
bus-range = <0x40 0x7f>;
|
2008-03-20 06:34:24 +00:00
|
|
|
|
|
|
|
/* Legacy interrupts (note the weird polarity, the bridge seems
|
|
|
|
* to invert PCIe legacy interrupts).
|
|
|
|
* We are de-swizzling here because the numbers are actually for
|
|
|
|
* port of the root complex virtual P2P bridge. But I want
|
|
|
|
* to avoid putting a node for it in the tree, so the numbers
|
|
|
|
* below are basically de-swizzled numbers.
|
|
|
|
* The real slot is on idsel 0, so the swizzling is 1:1
|
|
|
|
*/
|
2008-05-15 06:46:39 +00:00
|
|
|
interrupt-map-mask = <0x0 0x0 0x0 0x7>;
|
2008-03-20 06:34:24 +00:00
|
|
|
interrupt-map = <
|
2008-05-15 06:46:39 +00:00
|
|
|
0x0 0x0 0x0 0x1 &UIC3 0xc 0x4 /* swizzled int A */
|
|
|
|
0x0 0x0 0x0 0x2 &UIC3 0xd 0x4 /* swizzled int B */
|
|
|
|
0x0 0x0 0x0 0x3 &UIC3 0xe 0x4 /* swizzled int C */
|
|
|
|
0x0 0x0 0x0 0x4 &UIC3 0xf 0x4 /* swizzled int D */>;
|
2008-03-20 06:34:24 +00:00
|
|
|
};
|
|
|
|
|
|
|
|
PCIE1: pciex@d20000000 {
|
|
|
|
device_type = "pci";
|
|
|
|
#interrupt-cells = <1>;
|
|
|
|
#size-cells = <2>;
|
|
|
|
#address-cells = <3>;
|
|
|
|
compatible = "ibm,plb-pciex-460ex", "ibm,plb-pciex";
|
|
|
|
primary;
|
2008-05-15 06:46:39 +00:00
|
|
|
port = <0x1>; /* port number */
|
|
|
|
reg = <0x0000000d 0x20000000 0x20000000 /* Config space access */
|
|
|
|
0x0000000c 0x08011000 0x00001000>; /* Registers */
|
|
|
|
dcr-reg = <0x120 0x020>;
|
|
|
|
sdr-base = <0x340>;
|
2008-03-20 06:34:24 +00:00
|
|
|
|
|
|
|
/* Outbound ranges, one memory and one IO,
|
|
|
|
* later cannot be changed
|
|
|
|
*/
|
2008-05-15 06:46:39 +00:00
|
|
|
ranges = <0x02000000 0x00000000 0x80000000 0x0000000e 0x80000000 0x00000000 0x80000000
|
|
|
|
0x01000000 0x00000000 0x00000000 0x0000000f 0x80010000 0x00000000 0x00010000>;
|
2008-03-20 06:34:24 +00:00
|
|
|
|
|
|
|
/* Inbound 2GB range starting at 0 */
|
2008-05-15 06:46:39 +00:00
|
|
|
dma-ranges = <0x42000000 0x0 0x0 0x0 0x0 0x0 0x80000000>;
|
2008-03-20 06:34:24 +00:00
|
|
|
|
|
|
|
/* This drives busses 80 to 0xbf */
|
2008-05-15 06:46:39 +00:00
|
|
|
bus-range = <0x80 0xbf>;
|
2008-03-20 06:34:24 +00:00
|
|
|
|
|
|
|
/* Legacy interrupts (note the weird polarity, the bridge seems
|
|
|
|
* to invert PCIe legacy interrupts).
|
|
|
|
* We are de-swizzling here because the numbers are actually for
|
|
|
|
* port of the root complex virtual P2P bridge. But I want
|
|
|
|
* to avoid putting a node for it in the tree, so the numbers
|
|
|
|
* below are basically de-swizzled numbers.
|
|
|
|
* The real slot is on idsel 0, so the swizzling is 1:1
|
|
|
|
*/
|
2008-05-15 06:46:39 +00:00
|
|
|
interrupt-map-mask = <0x0 0x0 0x0 0x7>;
|
2008-03-20 06:34:24 +00:00
|
|
|
interrupt-map = <
|
2008-05-15 06:46:39 +00:00
|
|
|
0x0 0x0 0x0 0x1 &UIC3 0x10 0x4 /* swizzled int A */
|
|
|
|
0x0 0x0 0x0 0x2 &UIC3 0x11 0x4 /* swizzled int B */
|
|
|
|
0x0 0x0 0x0 0x3 &UIC3 0x12 0x4 /* swizzled int C */
|
|
|
|
0x0 0x0 0x0 0x4 &UIC3 0x13 0x4 /* swizzled int D */>;
|
2008-03-20 06:34:24 +00:00
|
|
|
};
|
|
|
|
};
|
|
|
|
};
|