2005-04-16 22:20:36 +00:00
|
|
|
/* $Id: ultra.S,v 1.72 2002/02/09 19:49:31 davem Exp $
|
|
|
|
* ultra.S: Don't expand these all over the place...
|
|
|
|
*
|
|
|
|
* Copyright (C) 1997, 2000 David S. Miller (davem@redhat.com)
|
|
|
|
*/
|
|
|
|
|
|
|
|
#include <asm/asi.h>
|
|
|
|
#include <asm/pgtable.h>
|
|
|
|
#include <asm/page.h>
|
|
|
|
#include <asm/spitfire.h>
|
|
|
|
#include <asm/mmu_context.h>
|
2005-08-31 03:21:34 +00:00
|
|
|
#include <asm/mmu.h>
|
2005-04-16 22:20:36 +00:00
|
|
|
#include <asm/pil.h>
|
|
|
|
#include <asm/head.h>
|
|
|
|
#include <asm/thread_info.h>
|
|
|
|
#include <asm/cacheflush.h>
|
2006-02-04 11:08:37 +00:00
|
|
|
#include <asm/hypervisor.h>
|
2005-04-16 22:20:36 +00:00
|
|
|
|
|
|
|
/* Basically, most of the Spitfire vs. Cheetah madness
|
|
|
|
* has to do with the fact that Cheetah does not support
|
|
|
|
* IMMU flushes out of the secondary context. Someone needs
|
|
|
|
* to throw a south lake birthday party for the folks
|
|
|
|
* in Microelectronics who refused to fix this shit.
|
|
|
|
*/
|
|
|
|
|
|
|
|
/* This file is meant to be read efficiently by the CPU, not humans.
|
|
|
|
* Staraj sie tego nikomu nie pierdolnac...
|
|
|
|
*/
|
|
|
|
.text
|
|
|
|
.align 32
|
|
|
|
.globl __flush_tlb_mm
|
2006-02-04 11:08:37 +00:00
|
|
|
__flush_tlb_mm: /* 18 insns */
|
|
|
|
/* %o0=(ctx & TAG_CONTEXT_BITS), %o1=SECONDARY_CONTEXT */
|
2005-04-16 22:20:36 +00:00
|
|
|
ldxa [%o1] ASI_DMMU, %g2
|
|
|
|
cmp %g2, %o0
|
|
|
|
bne,pn %icc, __spitfire_flush_tlb_mm_slow
|
|
|
|
mov 0x50, %g3
|
|
|
|
stxa %g0, [%g3] ASI_DMMU_DEMAP
|
|
|
|
stxa %g0, [%g3] ASI_IMMU_DEMAP
|
2006-02-01 02:33:00 +00:00
|
|
|
sethi %hi(KERNBASE), %g3
|
|
|
|
flush %g3
|
2005-04-16 22:20:36 +00:00
|
|
|
retl
|
2006-02-01 02:33:00 +00:00
|
|
|
nop
|
2005-04-16 22:20:36 +00:00
|
|
|
nop
|
|
|
|
nop
|
|
|
|
nop
|
|
|
|
nop
|
|
|
|
nop
|
|
|
|
nop
|
|
|
|
nop
|
2005-08-31 03:21:34 +00:00
|
|
|
nop
|
|
|
|
nop
|
2005-04-16 22:20:36 +00:00
|
|
|
|
|
|
|
.align 32
|
|
|
|
.globl __flush_tlb_pending
|
2006-02-04 11:08:37 +00:00
|
|
|
__flush_tlb_pending: /* 26 insns */
|
2005-04-16 22:20:36 +00:00
|
|
|
/* %o0 = context, %o1 = nr, %o2 = vaddrs[] */
|
|
|
|
rdpr %pstate, %g7
|
|
|
|
sllx %o1, 3, %o1
|
|
|
|
andn %g7, PSTATE_IE, %g2
|
|
|
|
wrpr %g2, %pstate
|
|
|
|
mov SECONDARY_CONTEXT, %o4
|
|
|
|
ldxa [%o4] ASI_DMMU, %g2
|
|
|
|
stxa %o0, [%o4] ASI_DMMU
|
|
|
|
1: sub %o1, (1 << 3), %o1
|
|
|
|
ldx [%o2 + %o1], %o3
|
|
|
|
andcc %o3, 1, %g0
|
|
|
|
andn %o3, 1, %o3
|
|
|
|
be,pn %icc, 2f
|
|
|
|
or %o3, 0x10, %o3
|
|
|
|
stxa %g0, [%o3] ASI_IMMU_DEMAP
|
|
|
|
2: stxa %g0, [%o3] ASI_DMMU_DEMAP
|
|
|
|
membar #Sync
|
|
|
|
brnz,pt %o1, 1b
|
|
|
|
nop
|
|
|
|
stxa %g2, [%o4] ASI_DMMU
|
2006-02-01 02:33:00 +00:00
|
|
|
sethi %hi(KERNBASE), %o4
|
|
|
|
flush %o4
|
2005-04-16 22:20:36 +00:00
|
|
|
retl
|
|
|
|
wrpr %g7, 0x0, %pstate
|
2005-07-06 02:45:24 +00:00
|
|
|
nop
|
2005-08-31 03:21:34 +00:00
|
|
|
nop
|
|
|
|
nop
|
|
|
|
nop
|
2005-04-16 22:20:36 +00:00
|
|
|
|
|
|
|
.align 32
|
|
|
|
.globl __flush_tlb_kernel_range
|
2006-02-16 04:35:10 +00:00
|
|
|
__flush_tlb_kernel_range: /* 16 insns */
|
2006-02-04 11:08:37 +00:00
|
|
|
/* %o0=start, %o1=end */
|
2005-04-16 22:20:36 +00:00
|
|
|
cmp %o0, %o1
|
|
|
|
be,pn %xcc, 2f
|
|
|
|
sethi %hi(PAGE_SIZE), %o4
|
|
|
|
sub %o1, %o0, %o3
|
|
|
|
sub %o3, %o4, %o3
|
|
|
|
or %o0, 0x20, %o0 ! Nucleus
|
|
|
|
1: stxa %g0, [%o0 + %o3] ASI_DMMU_DEMAP
|
|
|
|
stxa %g0, [%o0 + %o3] ASI_IMMU_DEMAP
|
|
|
|
membar #Sync
|
|
|
|
brnz,pt %o3, 1b
|
|
|
|
sub %o3, %o4, %o3
|
2006-02-01 02:33:00 +00:00
|
|
|
2: sethi %hi(KERNBASE), %o3
|
|
|
|
flush %o3
|
|
|
|
retl
|
|
|
|
nop
|
2006-02-04 11:08:37 +00:00
|
|
|
nop
|
2005-04-16 22:20:36 +00:00
|
|
|
|
|
|
|
__spitfire_flush_tlb_mm_slow:
|
|
|
|
rdpr %pstate, %g1
|
|
|
|
wrpr %g1, PSTATE_IE, %pstate
|
|
|
|
stxa %o0, [%o1] ASI_DMMU
|
|
|
|
stxa %g0, [%g3] ASI_DMMU_DEMAP
|
|
|
|
stxa %g0, [%g3] ASI_IMMU_DEMAP
|
|
|
|
flush %g6
|
|
|
|
stxa %g2, [%o1] ASI_DMMU
|
2006-02-01 02:33:00 +00:00
|
|
|
sethi %hi(KERNBASE), %o1
|
|
|
|
flush %o1
|
2005-04-16 22:20:36 +00:00
|
|
|
retl
|
|
|
|
wrpr %g1, 0, %pstate
|
|
|
|
|
|
|
|
/*
|
|
|
|
* The following code flushes one page_size worth.
|
|
|
|
*/
|
2005-09-06 22:19:31 +00:00
|
|
|
.section .kprobes.text, "ax"
|
2005-04-16 22:20:36 +00:00
|
|
|
.align 32
|
|
|
|
.globl __flush_icache_page
|
|
|
|
__flush_icache_page: /* %o0 = phys_page */
|
|
|
|
membar #StoreStore
|
|
|
|
srlx %o0, PAGE_SHIFT, %o0
|
|
|
|
sethi %uhi(PAGE_OFFSET), %g1
|
|
|
|
sllx %o0, PAGE_SHIFT, %o0
|
|
|
|
sethi %hi(PAGE_SIZE), %g2
|
|
|
|
sllx %g1, 32, %g1
|
|
|
|
add %o0, %g1, %o0
|
|
|
|
1: subcc %g2, 32, %g2
|
|
|
|
bne,pt %icc, 1b
|
|
|
|
flush %o0 + %g2
|
|
|
|
retl
|
|
|
|
nop
|
|
|
|
|
|
|
|
#ifdef DCACHE_ALIASING_POSSIBLE
|
|
|
|
|
|
|
|
#if (PAGE_SHIFT != 13)
|
|
|
|
#error only page shift of 13 is supported by dcache flush
|
|
|
|
#endif
|
|
|
|
|
|
|
|
#define DTAG_MASK 0x3
|
|
|
|
|
2005-09-26 23:06:03 +00:00
|
|
|
/* This routine is Spitfire specific so the hardcoded
|
|
|
|
* D-cache size and line-size are OK.
|
|
|
|
*/
|
2005-04-16 22:20:36 +00:00
|
|
|
.align 64
|
|
|
|
.globl __flush_dcache_page
|
|
|
|
__flush_dcache_page: /* %o0=kaddr, %o1=flush_icache */
|
|
|
|
sethi %uhi(PAGE_OFFSET), %g1
|
|
|
|
sllx %g1, 32, %g1
|
2005-09-26 23:06:03 +00:00
|
|
|
sub %o0, %g1, %o0 ! physical address
|
|
|
|
srlx %o0, 11, %o0 ! make D-cache TAG
|
|
|
|
sethi %hi(1 << 14), %o2 ! D-cache size
|
|
|
|
sub %o2, (1 << 5), %o2 ! D-cache line size
|
|
|
|
1: ldxa [%o2] ASI_DCACHE_TAG, %o3 ! load D-cache TAG
|
|
|
|
andcc %o3, DTAG_MASK, %g0 ! Valid?
|
|
|
|
be,pn %xcc, 2f ! Nope, branch
|
|
|
|
andn %o3, DTAG_MASK, %o3 ! Clear valid bits
|
|
|
|
cmp %o3, %o0 ! TAG match?
|
|
|
|
bne,pt %xcc, 2f ! Nope, branch
|
|
|
|
nop
|
|
|
|
stxa %g0, [%o2] ASI_DCACHE_TAG ! Invalidate TAG
|
|
|
|
membar #Sync
|
|
|
|
2: brnz,pt %o2, 1b
|
|
|
|
sub %o2, (1 << 5), %o2 ! D-cache line size
|
2005-04-16 22:20:36 +00:00
|
|
|
|
|
|
|
/* The I-cache does not snoop local stores so we
|
|
|
|
* better flush that too when necessary.
|
|
|
|
*/
|
|
|
|
brnz,pt %o1, __flush_icache_page
|
|
|
|
sllx %o0, 11, %o0
|
|
|
|
retl
|
|
|
|
nop
|
|
|
|
|
|
|
|
#endif /* DCACHE_ALIASING_POSSIBLE */
|
|
|
|
|
2005-09-26 23:06:03 +00:00
|
|
|
.previous
|
|
|
|
|
2005-08-31 03:21:34 +00:00
|
|
|
/* Cheetah specific versions, patched at boot time. */
|
2006-02-01 02:33:00 +00:00
|
|
|
__cheetah_flush_tlb_mm: /* 19 insns */
|
2005-04-16 22:20:36 +00:00
|
|
|
rdpr %pstate, %g7
|
|
|
|
andn %g7, PSTATE_IE, %g2
|
|
|
|
wrpr %g2, 0x0, %pstate
|
|
|
|
wrpr %g0, 1, %tl
|
|
|
|
mov PRIMARY_CONTEXT, %o2
|
|
|
|
mov 0x40, %g3
|
|
|
|
ldxa [%o2] ASI_DMMU, %g2
|
2005-08-31 03:21:34 +00:00
|
|
|
srlx %g2, CTX_PGSZ1_NUC_SHIFT, %o1
|
|
|
|
sllx %o1, CTX_PGSZ1_NUC_SHIFT, %o1
|
|
|
|
or %o0, %o1, %o0 /* Preserve nucleus page size fields */
|
2005-04-16 22:20:36 +00:00
|
|
|
stxa %o0, [%o2] ASI_DMMU
|
|
|
|
stxa %g0, [%g3] ASI_DMMU_DEMAP
|
|
|
|
stxa %g0, [%g3] ASI_IMMU_DEMAP
|
|
|
|
stxa %g2, [%o2] ASI_DMMU
|
2006-02-01 02:33:00 +00:00
|
|
|
sethi %hi(KERNBASE), %o2
|
|
|
|
flush %o2
|
2005-04-16 22:20:36 +00:00
|
|
|
wrpr %g0, 0, %tl
|
|
|
|
retl
|
|
|
|
wrpr %g7, 0x0, %pstate
|
|
|
|
|
2006-02-01 02:33:00 +00:00
|
|
|
__cheetah_flush_tlb_pending: /* 27 insns */
|
2005-04-16 22:20:36 +00:00
|
|
|
/* %o0 = context, %o1 = nr, %o2 = vaddrs[] */
|
|
|
|
rdpr %pstate, %g7
|
|
|
|
sllx %o1, 3, %o1
|
|
|
|
andn %g7, PSTATE_IE, %g2
|
|
|
|
wrpr %g2, 0x0, %pstate
|
|
|
|
wrpr %g0, 1, %tl
|
|
|
|
mov PRIMARY_CONTEXT, %o4
|
|
|
|
ldxa [%o4] ASI_DMMU, %g2
|
2005-08-31 03:21:34 +00:00
|
|
|
srlx %g2, CTX_PGSZ1_NUC_SHIFT, %o3
|
|
|
|
sllx %o3, CTX_PGSZ1_NUC_SHIFT, %o3
|
|
|
|
or %o0, %o3, %o0 /* Preserve nucleus page size fields */
|
2005-04-16 22:20:36 +00:00
|
|
|
stxa %o0, [%o4] ASI_DMMU
|
|
|
|
1: sub %o1, (1 << 3), %o1
|
|
|
|
ldx [%o2 + %o1], %o3
|
|
|
|
andcc %o3, 1, %g0
|
|
|
|
be,pn %icc, 2f
|
|
|
|
andn %o3, 1, %o3
|
|
|
|
stxa %g0, [%o3] ASI_IMMU_DEMAP
|
|
|
|
2: stxa %g0, [%o3] ASI_DMMU_DEMAP
|
[SPARC64]: Avoid membar instructions in delay slots.
In particular, avoid membar instructions in the delay
slot of a jmpl instruction.
UltraSPARC-I, II, IIi, and IIe have a bug, documented in
the UltraSPARC-IIi User's Manual, Appendix K, Erratum 51
The long and short of it is that if the IMU unit misses
on a branch or jmpl, and there is a store buffer synchronizing
membar in the delay slot, the chip can stop fetching instructions.
If interrupts are enabled or some other trap is enabled, the
chip will unwedge itself, but performance will suffer.
We already had a workaround for this bug in a few spots, but
it's better to have the entire tree sanitized for this rule.
Signed-off-by: David S. Miller <davem@davemloft.net>
2005-06-27 22:42:04 +00:00
|
|
|
membar #Sync
|
2005-04-16 22:20:36 +00:00
|
|
|
brnz,pt %o1, 1b
|
[SPARC64]: Avoid membar instructions in delay slots.
In particular, avoid membar instructions in the delay
slot of a jmpl instruction.
UltraSPARC-I, II, IIi, and IIe have a bug, documented in
the UltraSPARC-IIi User's Manual, Appendix K, Erratum 51
The long and short of it is that if the IMU unit misses
on a branch or jmpl, and there is a store buffer synchronizing
membar in the delay slot, the chip can stop fetching instructions.
If interrupts are enabled or some other trap is enabled, the
chip will unwedge itself, but performance will suffer.
We already had a workaround for this bug in a few spots, but
it's better to have the entire tree sanitized for this rule.
Signed-off-by: David S. Miller <davem@davemloft.net>
2005-06-27 22:42:04 +00:00
|
|
|
nop
|
2005-04-16 22:20:36 +00:00
|
|
|
stxa %g2, [%o4] ASI_DMMU
|
2006-02-01 02:33:00 +00:00
|
|
|
sethi %hi(KERNBASE), %o4
|
|
|
|
flush %o4
|
2005-04-16 22:20:36 +00:00
|
|
|
wrpr %g0, 0, %tl
|
|
|
|
retl
|
|
|
|
wrpr %g7, 0x0, %pstate
|
|
|
|
|
|
|
|
#ifdef DCACHE_ALIASING_POSSIBLE
|
2005-09-26 23:06:03 +00:00
|
|
|
__cheetah_flush_dcache_page: /* 11 insns */
|
2005-04-16 22:20:36 +00:00
|
|
|
sethi %uhi(PAGE_OFFSET), %g1
|
|
|
|
sllx %g1, 32, %g1
|
|
|
|
sub %o0, %g1, %o0
|
|
|
|
sethi %hi(PAGE_SIZE), %o4
|
|
|
|
1: subcc %o4, (1 << 5), %o4
|
|
|
|
stxa %g0, [%o0 + %o4] ASI_DCACHE_INVALIDATE
|
|
|
|
membar #Sync
|
|
|
|
bne,pt %icc, 1b
|
|
|
|
nop
|
|
|
|
retl /* I-cache flush never needed on Cheetah, see callers. */
|
|
|
|
nop
|
|
|
|
#endif /* DCACHE_ALIASING_POSSIBLE */
|
|
|
|
|
2006-02-04 11:08:37 +00:00
|
|
|
/* Hypervisor specific versions, patched at boot time. */
|
2006-02-27 03:31:49 +00:00
|
|
|
__hypervisor_tlb_tl0_error:
|
|
|
|
save %sp, -192, %sp
|
|
|
|
mov %i0, %o0
|
|
|
|
call hypervisor_tlbop_error
|
|
|
|
mov %i1, %o1
|
|
|
|
ret
|
|
|
|
restore
|
|
|
|
|
|
|
|
__hypervisor_flush_tlb_mm: /* 10 insns */
|
2006-02-04 11:08:37 +00:00
|
|
|
mov %o0, %o2 /* ARG2: mmu context */
|
|
|
|
mov 0, %o0 /* ARG0: CPU lists unimplemented */
|
|
|
|
mov 0, %o1 /* ARG1: CPU lists unimplemented */
|
|
|
|
mov HV_MMU_ALL, %o3 /* ARG3: flags */
|
|
|
|
mov HV_FAST_MMU_DEMAP_CTX, %o5
|
|
|
|
ta HV_FAST_TRAP
|
2006-02-27 03:31:49 +00:00
|
|
|
brnz,pn %o0, __hypervisor_tlb_tl0_error
|
|
|
|
mov HV_FAST_MMU_DEMAP_CTX, %o1
|
2006-02-04 11:08:37 +00:00
|
|
|
retl
|
|
|
|
nop
|
|
|
|
|
2006-02-27 03:31:49 +00:00
|
|
|
__hypervisor_flush_tlb_pending: /* 16 insns */
|
2006-02-04 11:08:37 +00:00
|
|
|
/* %o0 = context, %o1 = nr, %o2 = vaddrs[] */
|
|
|
|
sllx %o1, 3, %g1
|
|
|
|
mov %o2, %g2
|
|
|
|
mov %o0, %g3
|
|
|
|
1: sub %g1, (1 << 3), %g1
|
|
|
|
ldx [%g2 + %g1], %o0 /* ARG0: vaddr + IMMU-bit */
|
|
|
|
mov %g3, %o1 /* ARG1: mmu context */
|
2006-02-27 03:31:49 +00:00
|
|
|
mov HV_MMU_ALL, %o2 /* ARG2: flags */
|
|
|
|
srlx %o0, PAGE_SHIFT, %o0
|
|
|
|
sllx %o0, PAGE_SHIFT, %o0
|
2006-02-04 11:08:37 +00:00
|
|
|
ta HV_MMU_UNMAP_ADDR_TRAP
|
2006-02-27 03:31:49 +00:00
|
|
|
brnz,pn %o0, __hypervisor_tlb_tl0_error
|
|
|
|
mov HV_MMU_UNMAP_ADDR_TRAP, %o1
|
2006-02-04 11:08:37 +00:00
|
|
|
brnz,pt %g1, 1b
|
|
|
|
nop
|
|
|
|
retl
|
|
|
|
nop
|
|
|
|
|
2006-02-27 03:31:49 +00:00
|
|
|
__hypervisor_flush_tlb_kernel_range: /* 16 insns */
|
2006-02-04 11:08:37 +00:00
|
|
|
/* %o0=start, %o1=end */
|
|
|
|
cmp %o0, %o1
|
|
|
|
be,pn %xcc, 2f
|
|
|
|
sethi %hi(PAGE_SIZE), %g3
|
|
|
|
mov %o0, %g1
|
|
|
|
sub %o1, %g1, %g2
|
|
|
|
sub %g2, %g3, %g2
|
|
|
|
1: add %g1, %g2, %o0 /* ARG0: virtual address */
|
|
|
|
mov 0, %o1 /* ARG1: mmu context */
|
|
|
|
mov HV_MMU_ALL, %o2 /* ARG2: flags */
|
|
|
|
ta HV_MMU_UNMAP_ADDR_TRAP
|
2006-02-27 03:31:49 +00:00
|
|
|
brnz,pn %o0, __hypervisor_tlb_tl0_error
|
|
|
|
mov HV_MMU_UNMAP_ADDR_TRAP, %o1
|
2006-02-04 11:08:37 +00:00
|
|
|
brnz,pt %g2, 1b
|
|
|
|
sub %g2, %g3, %g2
|
|
|
|
2: retl
|
|
|
|
nop
|
|
|
|
|
|
|
|
#ifdef DCACHE_ALIASING_POSSIBLE
|
|
|
|
/* XXX Niagara and friends have an 8K cache, so no aliasing is
|
|
|
|
* XXX possible, but nothing explicit in the Hypervisor API
|
|
|
|
* XXX guarantees this.
|
|
|
|
*/
|
|
|
|
__hypervisor_flush_dcache_page: /* 2 insns */
|
|
|
|
retl
|
|
|
|
nop
|
|
|
|
#endif
|
|
|
|
|
|
|
|
tlb_patch_one:
|
2005-04-16 22:20:36 +00:00
|
|
|
1: lduw [%o1], %g1
|
|
|
|
stw %g1, [%o0]
|
|
|
|
flush %o0
|
|
|
|
subcc %o2, 1, %o2
|
|
|
|
add %o1, 4, %o1
|
|
|
|
bne,pt %icc, 1b
|
|
|
|
add %o0, 4, %o0
|
|
|
|
retl
|
|
|
|
nop
|
|
|
|
|
|
|
|
.globl cheetah_patch_cachetlbops
|
|
|
|
cheetah_patch_cachetlbops:
|
|
|
|
save %sp, -128, %sp
|
|
|
|
|
|
|
|
sethi %hi(__flush_tlb_mm), %o0
|
|
|
|
or %o0, %lo(__flush_tlb_mm), %o0
|
|
|
|
sethi %hi(__cheetah_flush_tlb_mm), %o1
|
|
|
|
or %o1, %lo(__cheetah_flush_tlb_mm), %o1
|
2006-02-04 11:08:37 +00:00
|
|
|
call tlb_patch_one
|
2006-02-01 02:33:00 +00:00
|
|
|
mov 19, %o2
|
2005-04-16 22:20:36 +00:00
|
|
|
|
|
|
|
sethi %hi(__flush_tlb_pending), %o0
|
|
|
|
or %o0, %lo(__flush_tlb_pending), %o0
|
|
|
|
sethi %hi(__cheetah_flush_tlb_pending), %o1
|
|
|
|
or %o1, %lo(__cheetah_flush_tlb_pending), %o1
|
2006-02-04 11:08:37 +00:00
|
|
|
call tlb_patch_one
|
2006-02-01 02:33:00 +00:00
|
|
|
mov 27, %o2
|
2005-04-16 22:20:36 +00:00
|
|
|
|
|
|
|
#ifdef DCACHE_ALIASING_POSSIBLE
|
|
|
|
sethi %hi(__flush_dcache_page), %o0
|
|
|
|
or %o0, %lo(__flush_dcache_page), %o0
|
2005-09-26 23:06:03 +00:00
|
|
|
sethi %hi(__cheetah_flush_dcache_page), %o1
|
|
|
|
or %o1, %lo(__cheetah_flush_dcache_page), %o1
|
2006-02-04 11:08:37 +00:00
|
|
|
call tlb_patch_one
|
2005-04-16 22:20:36 +00:00
|
|
|
mov 11, %o2
|
|
|
|
#endif /* DCACHE_ALIASING_POSSIBLE */
|
|
|
|
|
|
|
|
ret
|
|
|
|
restore
|
|
|
|
|
|
|
|
#ifdef CONFIG_SMP
|
|
|
|
/* These are all called by the slaves of a cross call, at
|
|
|
|
* trap level 1, with interrupts fully disabled.
|
|
|
|
*
|
|
|
|
* Register usage:
|
|
|
|
* %g5 mm->context (all tlb flushes)
|
|
|
|
* %g1 address arg 1 (tlb page and range flushes)
|
|
|
|
* %g7 address arg 2 (tlb range flush only)
|
|
|
|
*
|
2006-02-27 07:24:22 +00:00
|
|
|
* %g6 scratch 1
|
|
|
|
* %g2 scratch 2
|
|
|
|
* %g3 scratch 3
|
|
|
|
* %g4 scratch 4
|
2005-04-16 22:20:36 +00:00
|
|
|
*/
|
|
|
|
.align 32
|
|
|
|
.globl xcall_flush_tlb_mm
|
2006-02-27 03:31:49 +00:00
|
|
|
xcall_flush_tlb_mm: /* 21 insns */
|
2005-04-16 22:20:36 +00:00
|
|
|
mov PRIMARY_CONTEXT, %g2
|
|
|
|
ldxa [%g2] ASI_DMMU, %g3
|
2005-08-31 03:21:34 +00:00
|
|
|
srlx %g3, CTX_PGSZ1_NUC_SHIFT, %g4
|
|
|
|
sllx %g4, CTX_PGSZ1_NUC_SHIFT, %g4
|
|
|
|
or %g5, %g4, %g5 /* Preserve nucleus page size fields */
|
2005-04-16 22:20:36 +00:00
|
|
|
stxa %g5, [%g2] ASI_DMMU
|
2005-08-31 03:21:34 +00:00
|
|
|
mov 0x40, %g4
|
2005-04-16 22:20:36 +00:00
|
|
|
stxa %g0, [%g4] ASI_DMMU_DEMAP
|
|
|
|
stxa %g0, [%g4] ASI_IMMU_DEMAP
|
|
|
|
stxa %g3, [%g2] ASI_DMMU
|
|
|
|
retry
|
2006-02-04 11:08:37 +00:00
|
|
|
nop
|
|
|
|
nop
|
|
|
|
nop
|
|
|
|
nop
|
|
|
|
nop
|
|
|
|
nop
|
|
|
|
nop
|
2006-02-27 03:31:49 +00:00
|
|
|
nop
|
|
|
|
nop
|
|
|
|
nop
|
2005-04-16 22:20:36 +00:00
|
|
|
|
|
|
|
.globl xcall_flush_tlb_pending
|
2006-02-27 03:31:49 +00:00
|
|
|
xcall_flush_tlb_pending: /* 21 insns */
|
2005-04-16 22:20:36 +00:00
|
|
|
/* %g5=context, %g1=nr, %g7=vaddrs[] */
|
|
|
|
sllx %g1, 3, %g1
|
|
|
|
mov PRIMARY_CONTEXT, %g4
|
|
|
|
ldxa [%g4] ASI_DMMU, %g2
|
2005-08-31 03:21:34 +00:00
|
|
|
srlx %g2, CTX_PGSZ1_NUC_SHIFT, %g4
|
|
|
|
sllx %g4, CTX_PGSZ1_NUC_SHIFT, %g4
|
|
|
|
or %g5, %g4, %g5
|
|
|
|
mov PRIMARY_CONTEXT, %g4
|
2005-04-16 22:20:36 +00:00
|
|
|
stxa %g5, [%g4] ASI_DMMU
|
|
|
|
1: sub %g1, (1 << 3), %g1
|
|
|
|
ldx [%g7 + %g1], %g5
|
|
|
|
andcc %g5, 0x1, %g0
|
|
|
|
be,pn %icc, 2f
|
|
|
|
|
|
|
|
andn %g5, 0x1, %g5
|
|
|
|
stxa %g0, [%g5] ASI_IMMU_DEMAP
|
|
|
|
2: stxa %g0, [%g5] ASI_DMMU_DEMAP
|
|
|
|
membar #Sync
|
|
|
|
brnz,pt %g1, 1b
|
|
|
|
nop
|
|
|
|
stxa %g2, [%g4] ASI_DMMU
|
|
|
|
retry
|
2006-02-27 03:31:49 +00:00
|
|
|
nop
|
2005-04-16 22:20:36 +00:00
|
|
|
|
|
|
|
.globl xcall_flush_tlb_kernel_range
|
2006-02-27 03:31:49 +00:00
|
|
|
xcall_flush_tlb_kernel_range: /* 25 insns */
|
2005-04-16 22:20:36 +00:00
|
|
|
sethi %hi(PAGE_SIZE - 1), %g2
|
|
|
|
or %g2, %lo(PAGE_SIZE - 1), %g2
|
|
|
|
andn %g1, %g2, %g1
|
|
|
|
andn %g7, %g2, %g7
|
|
|
|
sub %g7, %g1, %g3
|
|
|
|
add %g2, 1, %g2
|
|
|
|
sub %g3, %g2, %g3
|
|
|
|
or %g1, 0x20, %g1 ! Nucleus
|
|
|
|
1: stxa %g0, [%g1 + %g3] ASI_DMMU_DEMAP
|
|
|
|
stxa %g0, [%g1 + %g3] ASI_IMMU_DEMAP
|
|
|
|
membar #Sync
|
|
|
|
brnz,pt %g3, 1b
|
|
|
|
sub %g3, %g2, %g3
|
|
|
|
retry
|
|
|
|
nop
|
|
|
|
nop
|
2006-02-04 11:08:37 +00:00
|
|
|
nop
|
|
|
|
nop
|
|
|
|
nop
|
|
|
|
nop
|
|
|
|
nop
|
|
|
|
nop
|
2006-02-27 03:31:49 +00:00
|
|
|
nop
|
|
|
|
nop
|
|
|
|
nop
|
2005-04-16 22:20:36 +00:00
|
|
|
|
|
|
|
/* This runs in a very controlled environment, so we do
|
|
|
|
* not need to worry about BH races etc.
|
|
|
|
*/
|
|
|
|
.globl xcall_sync_tick
|
|
|
|
xcall_sync_tick:
|
2006-02-06 06:27:28 +00:00
|
|
|
|
|
|
|
661: rdpr %pstate, %g2
|
2005-04-16 22:20:36 +00:00
|
|
|
wrpr %g2, PSTATE_IG | PSTATE_AG, %pstate
|
2006-02-07 08:00:16 +00:00
|
|
|
.section .sun4v_2insn_patch, "ax"
|
2006-02-06 06:27:28 +00:00
|
|
|
.word 661b
|
|
|
|
nop
|
|
|
|
nop
|
|
|
|
.previous
|
|
|
|
|
2005-04-16 22:20:36 +00:00
|
|
|
rdpr %pil, %g2
|
|
|
|
wrpr %g0, 15, %pil
|
|
|
|
sethi %hi(109f), %g7
|
|
|
|
b,pt %xcc, etrap_irq
|
|
|
|
109: or %g7, %lo(109b), %g7
|
2006-11-16 21:38:57 +00:00
|
|
|
#ifdef CONFIG_TRACE_IRQFLAGS
|
|
|
|
call trace_hardirqs_off
|
|
|
|
nop
|
|
|
|
#endif
|
2005-04-16 22:20:36 +00:00
|
|
|
call smp_synchronize_tick_client
|
|
|
|
nop
|
|
|
|
clr %l6
|
|
|
|
b rtrap_xcall
|
|
|
|
ldx [%sp + PTREGS_OFF + PT_V9_TSTATE], %l1
|
|
|
|
|
|
|
|
/* NOTE: This is SPECIAL!! We do etrap/rtrap however
|
|
|
|
* we choose to deal with the "BH's run with
|
|
|
|
* %pil==15" problem (described in asm/pil.h)
|
|
|
|
* by just invoking rtrap directly past where
|
|
|
|
* BH's are checked for.
|
|
|
|
*
|
|
|
|
* We do it like this because we do not want %pil==15
|
|
|
|
* lockups to prevent regs being reported.
|
|
|
|
*/
|
|
|
|
.globl xcall_report_regs
|
|
|
|
xcall_report_regs:
|
2006-02-06 06:27:28 +00:00
|
|
|
|
|
|
|
661: rdpr %pstate, %g2
|
2005-04-16 22:20:36 +00:00
|
|
|
wrpr %g2, PSTATE_IG | PSTATE_AG, %pstate
|
2006-02-07 08:00:16 +00:00
|
|
|
.section .sun4v_2insn_patch, "ax"
|
2006-02-06 06:27:28 +00:00
|
|
|
.word 661b
|
|
|
|
nop
|
|
|
|
nop
|
|
|
|
.previous
|
|
|
|
|
2005-04-16 22:20:36 +00:00
|
|
|
rdpr %pil, %g2
|
|
|
|
wrpr %g0, 15, %pil
|
|
|
|
sethi %hi(109f), %g7
|
|
|
|
b,pt %xcc, etrap_irq
|
|
|
|
109: or %g7, %lo(109b), %g7
|
2006-11-16 21:38:57 +00:00
|
|
|
#ifdef CONFIG_TRACE_IRQFLAGS
|
|
|
|
call trace_hardirqs_off
|
|
|
|
nop
|
|
|
|
#endif
|
2005-04-16 22:20:36 +00:00
|
|
|
call __show_regs
|
|
|
|
add %sp, PTREGS_OFF, %o0
|
|
|
|
clr %l6
|
|
|
|
/* Has to be a non-v9 branch due to the large distance. */
|
|
|
|
b rtrap_xcall
|
|
|
|
ldx [%sp + PTREGS_OFF + PT_V9_TSTATE], %l1
|
|
|
|
|
|
|
|
#ifdef DCACHE_ALIASING_POSSIBLE
|
|
|
|
.align 32
|
|
|
|
.globl xcall_flush_dcache_page_cheetah
|
|
|
|
xcall_flush_dcache_page_cheetah: /* %g1 == physical page address */
|
|
|
|
sethi %hi(PAGE_SIZE), %g3
|
|
|
|
1: subcc %g3, (1 << 5), %g3
|
|
|
|
stxa %g0, [%g1 + %g3] ASI_DCACHE_INVALIDATE
|
|
|
|
membar #Sync
|
|
|
|
bne,pt %icc, 1b
|
|
|
|
nop
|
|
|
|
retry
|
|
|
|
nop
|
|
|
|
#endif /* DCACHE_ALIASING_POSSIBLE */
|
|
|
|
|
|
|
|
.globl xcall_flush_dcache_page_spitfire
|
|
|
|
xcall_flush_dcache_page_spitfire: /* %g1 == physical page address
|
|
|
|
%g7 == kernel page virtual address
|
|
|
|
%g5 == (page->mapping != NULL) */
|
|
|
|
#ifdef DCACHE_ALIASING_POSSIBLE
|
|
|
|
srlx %g1, (13 - 2), %g1 ! Form tag comparitor
|
|
|
|
sethi %hi(L1DCACHE_SIZE), %g3 ! D$ size == 16K
|
|
|
|
sub %g3, (1 << 5), %g3 ! D$ linesize == 32
|
|
|
|
1: ldxa [%g3] ASI_DCACHE_TAG, %g2
|
|
|
|
andcc %g2, 0x3, %g0
|
|
|
|
be,pn %xcc, 2f
|
|
|
|
andn %g2, 0x3, %g2
|
|
|
|
cmp %g2, %g1
|
|
|
|
|
|
|
|
bne,pt %xcc, 2f
|
|
|
|
nop
|
|
|
|
stxa %g0, [%g3] ASI_DCACHE_TAG
|
|
|
|
membar #Sync
|
|
|
|
2: cmp %g3, 0
|
|
|
|
bne,pt %xcc, 1b
|
|
|
|
sub %g3, (1 << 5), %g3
|
|
|
|
|
|
|
|
brz,pn %g5, 2f
|
|
|
|
#endif /* DCACHE_ALIASING_POSSIBLE */
|
|
|
|
sethi %hi(PAGE_SIZE), %g3
|
|
|
|
|
|
|
|
1: flush %g7
|
|
|
|
subcc %g3, (1 << 5), %g3
|
|
|
|
bne,pt %icc, 1b
|
|
|
|
add %g7, (1 << 5), %g7
|
|
|
|
|
|
|
|
2: retry
|
|
|
|
nop
|
|
|
|
nop
|
|
|
|
|
2006-02-27 03:31:49 +00:00
|
|
|
/* %g5: error
|
|
|
|
* %g6: tlb op
|
|
|
|
*/
|
|
|
|
__hypervisor_tlb_xcall_error:
|
|
|
|
mov %g5, %g4
|
|
|
|
mov %g6, %g5
|
|
|
|
ba,pt %xcc, etrap
|
|
|
|
rd %pc, %g7
|
|
|
|
mov %l4, %o0
|
|
|
|
call hypervisor_tlbop_error_xcall
|
|
|
|
mov %l5, %o1
|
|
|
|
ba,a,pt %xcc, rtrap_clr_l6
|
|
|
|
|
2006-02-04 11:08:37 +00:00
|
|
|
.globl __hypervisor_xcall_flush_tlb_mm
|
2006-02-27 03:31:49 +00:00
|
|
|
__hypervisor_xcall_flush_tlb_mm: /* 21 insns */
|
2006-02-04 11:08:37 +00:00
|
|
|
/* %g5=ctx, g1,g2,g3,g4,g7=scratch, %g6=unusable */
|
|
|
|
mov %o0, %g2
|
|
|
|
mov %o1, %g3
|
|
|
|
mov %o2, %g4
|
|
|
|
mov %o3, %g1
|
|
|
|
mov %o5, %g7
|
|
|
|
clr %o0 /* ARG0: CPU lists unimplemented */
|
|
|
|
clr %o1 /* ARG1: CPU lists unimplemented */
|
|
|
|
mov %g5, %o2 /* ARG2: mmu context */
|
|
|
|
mov HV_MMU_ALL, %o3 /* ARG3: flags */
|
|
|
|
mov HV_FAST_MMU_DEMAP_CTX, %o5
|
|
|
|
ta HV_FAST_TRAP
|
2006-02-27 03:31:49 +00:00
|
|
|
mov HV_FAST_MMU_DEMAP_CTX, %g6
|
|
|
|
brnz,pn %o0, __hypervisor_tlb_xcall_error
|
|
|
|
mov %o0, %g5
|
2006-02-04 11:08:37 +00:00
|
|
|
mov %g2, %o0
|
|
|
|
mov %g3, %o1
|
|
|
|
mov %g4, %o2
|
|
|
|
mov %g1, %o3
|
|
|
|
mov %g7, %o5
|
|
|
|
membar #Sync
|
|
|
|
retry
|
|
|
|
|
|
|
|
.globl __hypervisor_xcall_flush_tlb_pending
|
2006-02-27 03:31:49 +00:00
|
|
|
__hypervisor_xcall_flush_tlb_pending: /* 21 insns */
|
|
|
|
/* %g5=ctx, %g1=nr, %g7=vaddrs[], %g2,%g3,%g4,g6=scratch */
|
2006-02-04 11:08:37 +00:00
|
|
|
sllx %g1, 3, %g1
|
|
|
|
mov %o0, %g2
|
|
|
|
mov %o1, %g3
|
|
|
|
mov %o2, %g4
|
|
|
|
1: sub %g1, (1 << 3), %g1
|
|
|
|
ldx [%g7 + %g1], %o0 /* ARG0: virtual address */
|
|
|
|
mov %g5, %o1 /* ARG1: mmu context */
|
2006-02-27 03:31:49 +00:00
|
|
|
mov HV_MMU_ALL, %o2 /* ARG2: flags */
|
|
|
|
srlx %o0, PAGE_SHIFT, %o0
|
|
|
|
sllx %o0, PAGE_SHIFT, %o0
|
2006-02-04 11:08:37 +00:00
|
|
|
ta HV_MMU_UNMAP_ADDR_TRAP
|
2006-02-27 03:31:49 +00:00
|
|
|
mov HV_MMU_UNMAP_ADDR_TRAP, %g6
|
|
|
|
brnz,a,pn %o0, __hypervisor_tlb_xcall_error
|
|
|
|
mov %o0, %g5
|
2006-02-04 11:08:37 +00:00
|
|
|
brnz,pt %g1, 1b
|
|
|
|
nop
|
|
|
|
mov %g2, %o0
|
|
|
|
mov %g3, %o1
|
|
|
|
mov %g4, %o2
|
|
|
|
membar #Sync
|
|
|
|
retry
|
|
|
|
|
|
|
|
.globl __hypervisor_xcall_flush_tlb_kernel_range
|
2006-02-27 03:31:49 +00:00
|
|
|
__hypervisor_xcall_flush_tlb_kernel_range: /* 25 insns */
|
|
|
|
/* %g1=start, %g7=end, g2,g3,g4,g5,g6=scratch */
|
2006-02-04 11:08:37 +00:00
|
|
|
sethi %hi(PAGE_SIZE - 1), %g2
|
|
|
|
or %g2, %lo(PAGE_SIZE - 1), %g2
|
|
|
|
andn %g1, %g2, %g1
|
|
|
|
andn %g7, %g2, %g7
|
|
|
|
sub %g7, %g1, %g3
|
|
|
|
add %g2, 1, %g2
|
|
|
|
sub %g3, %g2, %g3
|
|
|
|
mov %o0, %g2
|
|
|
|
mov %o1, %g4
|
2006-02-27 03:31:49 +00:00
|
|
|
mov %o2, %g7
|
2006-02-04 11:08:37 +00:00
|
|
|
1: add %g1, %g3, %o0 /* ARG0: virtual address */
|
|
|
|
mov 0, %o1 /* ARG1: mmu context */
|
|
|
|
mov HV_MMU_ALL, %o2 /* ARG2: flags */
|
|
|
|
ta HV_MMU_UNMAP_ADDR_TRAP
|
2006-02-27 03:31:49 +00:00
|
|
|
mov HV_MMU_UNMAP_ADDR_TRAP, %g6
|
|
|
|
brnz,pn %o0, __hypervisor_tlb_xcall_error
|
|
|
|
mov %o0, %g5
|
2006-02-04 11:08:37 +00:00
|
|
|
sethi %hi(PAGE_SIZE), %o2
|
|
|
|
brnz,pt %g3, 1b
|
|
|
|
sub %g3, %o2, %g3
|
|
|
|
mov %g2, %o0
|
|
|
|
mov %g4, %o1
|
2006-02-27 03:31:49 +00:00
|
|
|
mov %g7, %o2
|
2006-02-04 11:08:37 +00:00
|
|
|
membar #Sync
|
|
|
|
retry
|
|
|
|
|
2005-04-16 22:20:36 +00:00
|
|
|
/* These just get rescheduled to PIL vectors. */
|
|
|
|
.globl xcall_call_function
|
|
|
|
xcall_call_function:
|
|
|
|
wr %g0, (1 << PIL_SMP_CALL_FUNC), %set_softint
|
|
|
|
retry
|
|
|
|
|
|
|
|
.globl xcall_receive_signal
|
|
|
|
xcall_receive_signal:
|
|
|
|
wr %g0, (1 << PIL_SMP_RECEIVE_SIGNAL), %set_softint
|
|
|
|
retry
|
|
|
|
|
|
|
|
.globl xcall_capture
|
|
|
|
xcall_capture:
|
|
|
|
wr %g0, (1 << PIL_SMP_CAPTURE), %set_softint
|
|
|
|
retry
|
|
|
|
|
2006-03-07 06:50:44 +00:00
|
|
|
.globl xcall_new_mmu_context_version
|
|
|
|
xcall_new_mmu_context_version:
|
|
|
|
wr %g0, (1 << PIL_SMP_CTX_NEW_VERSION), %set_softint
|
|
|
|
retry
|
|
|
|
|
2005-04-16 22:20:36 +00:00
|
|
|
#endif /* CONFIG_SMP */
|
2006-02-04 11:08:37 +00:00
|
|
|
|
|
|
|
|
|
|
|
.globl hypervisor_patch_cachetlbops
|
|
|
|
hypervisor_patch_cachetlbops:
|
|
|
|
save %sp, -128, %sp
|
|
|
|
|
|
|
|
sethi %hi(__flush_tlb_mm), %o0
|
|
|
|
or %o0, %lo(__flush_tlb_mm), %o0
|
|
|
|
sethi %hi(__hypervisor_flush_tlb_mm), %o1
|
|
|
|
or %o1, %lo(__hypervisor_flush_tlb_mm), %o1
|
|
|
|
call tlb_patch_one
|
2006-02-27 03:31:49 +00:00
|
|
|
mov 10, %o2
|
2006-02-04 11:08:37 +00:00
|
|
|
|
|
|
|
sethi %hi(__flush_tlb_pending), %o0
|
|
|
|
or %o0, %lo(__flush_tlb_pending), %o0
|
|
|
|
sethi %hi(__hypervisor_flush_tlb_pending), %o1
|
|
|
|
or %o1, %lo(__hypervisor_flush_tlb_pending), %o1
|
|
|
|
call tlb_patch_one
|
2006-02-27 03:31:49 +00:00
|
|
|
mov 16, %o2
|
2006-02-04 11:08:37 +00:00
|
|
|
|
|
|
|
sethi %hi(__flush_tlb_kernel_range), %o0
|
|
|
|
or %o0, %lo(__flush_tlb_kernel_range), %o0
|
|
|
|
sethi %hi(__hypervisor_flush_tlb_kernel_range), %o1
|
|
|
|
or %o1, %lo(__hypervisor_flush_tlb_kernel_range), %o1
|
|
|
|
call tlb_patch_one
|
2006-02-27 03:31:49 +00:00
|
|
|
mov 16, %o2
|
2006-02-04 11:08:37 +00:00
|
|
|
|
|
|
|
#ifdef DCACHE_ALIASING_POSSIBLE
|
|
|
|
sethi %hi(__flush_dcache_page), %o0
|
|
|
|
or %o0, %lo(__flush_dcache_page), %o0
|
|
|
|
sethi %hi(__hypervisor_flush_dcache_page), %o1
|
|
|
|
or %o1, %lo(__hypervisor_flush_dcache_page), %o1
|
|
|
|
call tlb_patch_one
|
|
|
|
mov 2, %o2
|
|
|
|
#endif /* DCACHE_ALIASING_POSSIBLE */
|
|
|
|
|
|
|
|
#ifdef CONFIG_SMP
|
|
|
|
sethi %hi(xcall_flush_tlb_mm), %o0
|
|
|
|
or %o0, %lo(xcall_flush_tlb_mm), %o0
|
|
|
|
sethi %hi(__hypervisor_xcall_flush_tlb_mm), %o1
|
|
|
|
or %o1, %lo(__hypervisor_xcall_flush_tlb_mm), %o1
|
|
|
|
call tlb_patch_one
|
2006-02-27 03:31:49 +00:00
|
|
|
mov 21, %o2
|
2006-02-04 11:08:37 +00:00
|
|
|
|
|
|
|
sethi %hi(xcall_flush_tlb_pending), %o0
|
|
|
|
or %o0, %lo(xcall_flush_tlb_pending), %o0
|
|
|
|
sethi %hi(__hypervisor_xcall_flush_tlb_pending), %o1
|
|
|
|
or %o1, %lo(__hypervisor_xcall_flush_tlb_pending), %o1
|
|
|
|
call tlb_patch_one
|
2006-02-27 03:31:49 +00:00
|
|
|
mov 21, %o2
|
2006-02-04 11:08:37 +00:00
|
|
|
|
|
|
|
sethi %hi(xcall_flush_tlb_kernel_range), %o0
|
|
|
|
or %o0, %lo(xcall_flush_tlb_kernel_range), %o0
|
|
|
|
sethi %hi(__hypervisor_xcall_flush_tlb_kernel_range), %o1
|
|
|
|
or %o1, %lo(__hypervisor_xcall_flush_tlb_kernel_range), %o1
|
|
|
|
call tlb_patch_one
|
2006-02-27 03:31:49 +00:00
|
|
|
mov 25, %o2
|
2006-02-04 11:08:37 +00:00
|
|
|
#endif /* CONFIG_SMP */
|
|
|
|
|
|
|
|
ret
|
|
|
|
restore
|