mirror of
https://github.com/FEX-Emu/linux.git
synced 2025-01-27 13:43:53 +00:00
aspeed devicetree for 4.7
-----BEGIN PGP SIGNATURE----- Version: GnuPG v1 iQIcBAABCAAGBQJXMIEiAAoJEGt2WQeBR3CenhoP/3H9oohOLBW/mGR/nilFM4HI 17rGLe2lx8MZ6at8mnlWVzKMUKtWXoiTtCtYxyTF9sxnPSF+Z3vNuEK5V341uMds LZ8X/jxw1uZ/4Qf6kZgqPAVqUYd9JurNgDv/bT/99u/CqaNAjx2kzMByCDwZa1vN HlIsUwklCGeO2GZXIEMk5+FfnalB+s0+9NC6sGV/ngEuKeubSs2h3EAwRyJiQalu aL9ZYRL7fd7W1+d7y4vaKPdBbX8GF3qTNpzmTKWjACkV0fn8G5XQM6+3Q26/ICf/ Pj/rcP0BrAPYtnbaLKNtP2dmc2YcCm7lQyEEe1dRDqDWgkeLD34bdUm4SjwGIME9 WDcX4hCUe1fFlTroNm+gXmEI1LE46L7GW5/YOhPgk9fwM6gAwkq5Gh7/O1rV9FEa 3UTEo7nlocTWbMEkc0kjekGayh/rvhCM4cdfr+3pl9PHHKA/riG0FbTv0KpvPXba P44d5p0ceQBtqg4+tB0GwcSELJHtgdGTqyALzmdrpdCa1tNkP1NyvPzvMPBSR9oU Xwc5Q1QwKiF39wtzCGRIwC9fskSvhG8elDFDNHoSfjNGvE525/rQL4SGEMWVmFYj M3YSzjQSaSm44gTOKciRvxfnX5OLeqprrkWz5UBlMXTrr1L0DrLK0INvbmb/bjPU v3GdC3pueFK98nMmZdYl =ED1J -----END PGP SIGNATURE----- Merge tag 'aspeed-for-4.7-dts' of https://github.com/shenki/linux into next/dt Merge "aspeed devicetree for 4.7" from Joel Stanley: This device trees for a pair of Aspeed BMC SoCs and the boards that they sit in. * tag 'aspeed-for-4.7-dts' of https://github.com/shenki/linux: arm/dst: Add Aspeed ast2500 device tree arm/dts: Add Aspeed ast2400 device tree doc/devicetree: Add Aspeed and Tyan to vendor-prefixes
This commit is contained in:
commit
18aab73fba
@ -30,6 +30,7 @@ arm ARM Ltd.
|
||||
armadeus ARMadeus Systems SARL
|
||||
artesyn Artesyn Embedded Technologies Inc.
|
||||
asahi-kasei Asahi Kasei Corp.
|
||||
aspeed ASPEED Technology Inc.
|
||||
atlas Atlas Scientific LLC
|
||||
atmel Atmel Corporation
|
||||
auo AU Optronics Corporation
|
||||
@ -253,6 +254,7 @@ tplink TP-LINK Technologies Co., Ltd.
|
||||
tronfy Tronfy
|
||||
tronsmart Tronsmart
|
||||
truly Truly Semiconductors Limited
|
||||
tyan Tyan Computer Corporation
|
||||
upisemi uPI Semiconductor Corp.
|
||||
urt United Radiant Technology Corporation
|
||||
usi Universal Scientific Industrial Co., Ltd.
|
||||
|
@ -888,6 +888,8 @@ dtb-$(CONFIG_ARCH_MEDIATEK) += \
|
||||
mt8127-moose.dtb \
|
||||
mt8135-evbp1.dtb
|
||||
dtb-$(CONFIG_ARCH_ZX) += zx296702-ad1.dtb
|
||||
dtb-$(CONFIG_ARCH_ASPEED) += aspeed-bmc-opp-palmetto.dtb \
|
||||
aspeed-ast2500-evb.dtb
|
||||
endif
|
||||
|
||||
dtstree := $(srctree)/$(src)
|
||||
|
25
arch/arm/boot/dts/aspeed-ast2500-evb.dts
Normal file
25
arch/arm/boot/dts/aspeed-ast2500-evb.dts
Normal file
@ -0,0 +1,25 @@
|
||||
/dts-v1/;
|
||||
|
||||
#include "aspeed-g5.dtsi"
|
||||
|
||||
/ {
|
||||
model = "AST2500 EVB";
|
||||
compatible = "aspeed,ast2500";
|
||||
|
||||
aliases {
|
||||
serial4 = &uart5;
|
||||
};
|
||||
|
||||
chosen {
|
||||
stdout-path = &uart5;
|
||||
bootargs = "console=ttyS4,115200 earlyprintk";
|
||||
};
|
||||
|
||||
memory {
|
||||
reg = <0x80000000 0x20000000>;
|
||||
};
|
||||
};
|
||||
|
||||
&uart5 {
|
||||
status = "okay";
|
||||
};
|
25
arch/arm/boot/dts/aspeed-bmc-opp-palmetto.dts
Normal file
25
arch/arm/boot/dts/aspeed-bmc-opp-palmetto.dts
Normal file
@ -0,0 +1,25 @@
|
||||
/dts-v1/;
|
||||
|
||||
#include "aspeed-g4.dtsi"
|
||||
|
||||
/ {
|
||||
model = "Palmetto BMC";
|
||||
compatible = "tyan,palmetto-bmc", "aspeed,ast2400";
|
||||
|
||||
aliases {
|
||||
serial4 = &uart5;
|
||||
};
|
||||
|
||||
chosen {
|
||||
stdout-path = &uart5;
|
||||
bootargs = "console=ttyS4,38400 earlyprintk";
|
||||
};
|
||||
|
||||
memory {
|
||||
reg = <0x40000000 0x10000000>;
|
||||
};
|
||||
};
|
||||
|
||||
&uart5 {
|
||||
status = "okay";
|
||||
};
|
161
arch/arm/boot/dts/aspeed-g4.dtsi
Normal file
161
arch/arm/boot/dts/aspeed-g4.dtsi
Normal file
@ -0,0 +1,161 @@
|
||||
#include "skeleton.dtsi"
|
||||
|
||||
/ {
|
||||
model = "Aspeed BMC";
|
||||
compatible = "aspeed,ast2400";
|
||||
#address-cells = <1>;
|
||||
#size-cells = <1>;
|
||||
interrupt-parent = <&vic>;
|
||||
|
||||
cpus {
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
|
||||
cpu@0 {
|
||||
compatible = "arm,arm926ej-s";
|
||||
device_type = "cpu";
|
||||
reg = <0>;
|
||||
};
|
||||
};
|
||||
|
||||
clocks {
|
||||
clk_clkin: clk_clkin {
|
||||
#clock-cells = <0>;
|
||||
compatible = "fixed-clock";
|
||||
clock-frequency = <48000000>;
|
||||
};
|
||||
|
||||
};
|
||||
|
||||
ahb {
|
||||
compatible = "simple-bus";
|
||||
#address-cells = <1>;
|
||||
#size-cells = <1>;
|
||||
ranges;
|
||||
|
||||
vic: interrupt-controller@1e6c0080 {
|
||||
compatible = "aspeed,ast2400-vic";
|
||||
interrupt-controller;
|
||||
#interrupt-cells = <1>;
|
||||
valid-sources = <0xffffffff 0x0007ffff>;
|
||||
reg = <0x1e6c0080 0x80>;
|
||||
};
|
||||
|
||||
apb {
|
||||
compatible = "simple-bus";
|
||||
#address-cells = <1>;
|
||||
#size-cells = <1>;
|
||||
ranges;
|
||||
|
||||
clk_hpll: clk_hpll@1e6e2070 {
|
||||
#clock-cells = <0>;
|
||||
compatible = "aspeed,g4-hpll-clock";
|
||||
reg = <0x1e6e2070 0x4>;
|
||||
clocks = <&clk_clkin>;
|
||||
};
|
||||
|
||||
clk_apb: clk_apb@1e6e2008 {
|
||||
#clock-cells = <0>;
|
||||
compatible = "aspeed,g4-apb-clock";
|
||||
reg = <0x1e6e2008 0x4>;
|
||||
clocks = <&clk_hpll>;
|
||||
};
|
||||
|
||||
clk_uart: clk_uart@1e6e2008 {
|
||||
#clock-cells = <0>;
|
||||
compatible = "aspeed,uart-clock";
|
||||
reg = <0x1e6e202c 0x4>;
|
||||
};
|
||||
|
||||
sram@1e720000 {
|
||||
compatible = "mmio-sram";
|
||||
reg = <0x1e720000 0x8000>; // 32K
|
||||
};
|
||||
|
||||
timer: timer@1e782000 {
|
||||
compatible = "aspeed,ast2400-timer";
|
||||
reg = <0x1e782000 0x90>;
|
||||
// The moxart_timer driver registers only one
|
||||
// interrupt and assumes it's for timer 1
|
||||
//interrupts = <16 17 18 35 36 37 38 39>;
|
||||
interrupts = <16>;
|
||||
clocks = <&clk_apb>;
|
||||
};
|
||||
|
||||
wdt1: wdt@1e785000 {
|
||||
compatible = "aspeed,wdt";
|
||||
reg = <0x1e785000 0x1c>;
|
||||
interrupts = <27>;
|
||||
};
|
||||
|
||||
wdt2: wdt@1e785020 {
|
||||
compatible = "aspeed,wdt";
|
||||
reg = <0x1e785020 0x1c>;
|
||||
interrupts = <27>;
|
||||
clocks = <&clk_apb>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
uart1: serial@1e783000 {
|
||||
compatible = "ns16550a";
|
||||
reg = <0x1e783000 0x1000>;
|
||||
reg-shift = <2>;
|
||||
interrupts = <9>;
|
||||
clocks = <&clk_uart>;
|
||||
no-loopback-test;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
uart2: serial@1e78d000 {
|
||||
compatible = "ns16550a";
|
||||
reg = <0x1e78d000 0x1000>;
|
||||
reg-shift = <2>;
|
||||
interrupts = <32>;
|
||||
clocks = <&clk_uart>;
|
||||
no-loopback-test;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
uart3: serial@1e78e000 {
|
||||
compatible = "ns16550a";
|
||||
reg = <0x1e78e000 0x1000>;
|
||||
reg-shift = <2>;
|
||||
interrupts = <33>;
|
||||
clocks = <&clk_uart>;
|
||||
no-loopback-test;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
uart4: serial@1e78f000 {
|
||||
compatible = "ns16550a";
|
||||
reg = <0x1e78f000 0x1000>;
|
||||
reg-shift = <2>;
|
||||
interrupts = <34>;
|
||||
clocks = <&clk_uart>;
|
||||
no-loopback-test;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
uart5: serial@1e784000 {
|
||||
compatible = "ns16550a";
|
||||
reg = <0x1e784000 0x1000>;
|
||||
reg-shift = <2>;
|
||||
interrupts = <10>;
|
||||
clocks = <&clk_uart>;
|
||||
current-speed = <38400>;
|
||||
no-loopback-test;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
uart6: serial@1e787000 {
|
||||
compatible = "ns16550a";
|
||||
reg = <0x1e787000 0x1000>;
|
||||
reg-shift = <2>;
|
||||
interrupts = <10>;
|
||||
clocks = <&clk_uart>;
|
||||
no-loopback-test;
|
||||
status = "disabled";
|
||||
};
|
||||
};
|
||||
};
|
||||
};
|
170
arch/arm/boot/dts/aspeed-g5.dtsi
Normal file
170
arch/arm/boot/dts/aspeed-g5.dtsi
Normal file
@ -0,0 +1,170 @@
|
||||
#include "skeleton.dtsi"
|
||||
|
||||
/ {
|
||||
model = "Aspeed BMC";
|
||||
compatible = "aspeed,ast2500";
|
||||
#address-cells = <1>;
|
||||
#size-cells = <1>;
|
||||
interrupt-parent = <&vic>;
|
||||
|
||||
cpus {
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
|
||||
cpu@0 {
|
||||
compatible = "arm,arm1176jzf-s";
|
||||
device_type = "cpu";
|
||||
reg = <0>;
|
||||
};
|
||||
};
|
||||
|
||||
ahb {
|
||||
compatible = "simple-bus";
|
||||
#address-cells = <1>;
|
||||
#size-cells = <1>;
|
||||
ranges;
|
||||
|
||||
vic: interrupt-controller@1e6c0080 {
|
||||
compatible = "aspeed,ast2400-vic";
|
||||
interrupt-controller;
|
||||
#interrupt-cells = <1>;
|
||||
valid-sources = <0xfefff7ff 0x0807ffff>;
|
||||
reg = <0x1e6c0080 0x80>;
|
||||
};
|
||||
|
||||
apb {
|
||||
compatible = "simple-bus";
|
||||
#address-cells = <1>;
|
||||
#size-cells = <1>;
|
||||
ranges;
|
||||
|
||||
clk_clkin: clk_clkin@1e6e2070 {
|
||||
#clock-cells = <0>;
|
||||
compatible = "aspeed,g5-clkin-clock";
|
||||
reg = <0x1e6e2070 0x04>;
|
||||
};
|
||||
|
||||
clk_hpll: clk_hpll@1e6e2024 {
|
||||
#clock-cells = <0>;
|
||||
compatible = "aspeed,g5-hpll-clock";
|
||||
reg = <0x1e6e2024 0x4>;
|
||||
clocks = <&clk_clkin>;
|
||||
};
|
||||
|
||||
clk_ahb: clk_ahb@1e6e2070 {
|
||||
#clock-cells = <0>;
|
||||
compatible = "aspeed,g5-ahb-clock";
|
||||
reg = <0x1e6e2070 0x4>;
|
||||
clocks = <&clk_hpll>;
|
||||
};
|
||||
|
||||
clk_apb: clk_apb@1e6e2008 {
|
||||
#clock-cells = <0>;
|
||||
compatible = "aspeed,g5-apb-clock";
|
||||
reg = <0x1e6e2008 0x4>;
|
||||
clocks = <&clk_hpll>;
|
||||
};
|
||||
|
||||
clk_uart: clk_uart@1e6e2008 {
|
||||
#clock-cells = <0>;
|
||||
compatible = "aspeed,uart-clock";
|
||||
reg = <0x1e6e202c 0x4>;
|
||||
};
|
||||
|
||||
sram@1e720000 {
|
||||
compatible = "mmio-sram";
|
||||
reg = <0x1e720000 0x9000>; // 36K
|
||||
};
|
||||
|
||||
timer: timer@1e782000 {
|
||||
compatible = "aspeed,ast2400-timer";
|
||||
reg = <0x1e782000 0x90>;
|
||||
// The moxart_timer driver registers only one
|
||||
// interrupt and assumes it's for timer 1
|
||||
//interrupts = <16 17 18 35 36 37 38 39>;
|
||||
interrupts = <16>;
|
||||
clocks = <&clk_apb>;
|
||||
};
|
||||
|
||||
wdt1: wdt@1e785000 {
|
||||
compatible = "aspeed,wdt";
|
||||
reg = <0x1e785000 0x1c>;
|
||||
interrupts = <27>;
|
||||
};
|
||||
|
||||
wdt2: wdt@1e785020 {
|
||||
compatible = "aspeed,wdt";
|
||||
reg = <0x1e785020 0x1c>;
|
||||
interrupts = <27>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
wdt3: wdt@1e785040 {
|
||||
compatible = "aspeed,wdt";
|
||||
reg = <0x1e785074 0x1c>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
uart1: serial@1e783000 {
|
||||
compatible = "ns16550a";
|
||||
reg = <0x1e783000 0x1000>;
|
||||
reg-shift = <2>;
|
||||
interrupts = <9>;
|
||||
clocks = <&clk_uart>;
|
||||
no-loopback-test;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
uart2: serial@1e78d000 {
|
||||
compatible = "ns16550a";
|
||||
reg = <0x1e78d000 0x1000>;
|
||||
reg-shift = <2>;
|
||||
interrupts = <32>;
|
||||
clocks = <&clk_uart>;
|
||||
no-loopback-test;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
uart3: serial@1e78e000 {
|
||||
compatible = "ns16550a";
|
||||
reg = <0x1e78e000 0x1000>;
|
||||
reg-shift = <2>;
|
||||
interrupts = <33>;
|
||||
clocks = <&clk_uart>;
|
||||
no-loopback-test;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
uart4: serial@1e78f000 {
|
||||
compatible = "ns16550a";
|
||||
reg = <0x1e78f000 0x1000>;
|
||||
reg-shift = <2>;
|
||||
interrupts = <34>;
|
||||
clocks = <&clk_uart>;
|
||||
no-loopback-test;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
uart5: serial@1e784000 {
|
||||
compatible = "ns16550a";
|
||||
reg = <0x1e784000 0x1000>;
|
||||
reg-shift = <2>;
|
||||
interrupts = <10>;
|
||||
clocks = <&clk_uart>;
|
||||
current-speed = <38400>;
|
||||
no-loopback-test;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
uart6: serial@1e787000 {
|
||||
compatible = "ns16550a";
|
||||
reg = <0x1e787000 0x1000>;
|
||||
reg-shift = <2>;
|
||||
interrupts = <10>;
|
||||
clocks = <&clk_uart>;
|
||||
no-loopback-test;
|
||||
status = "disabled";
|
||||
};
|
||||
};
|
||||
};
|
||||
};
|
Loading…
x
Reference in New Issue
Block a user