mirror of
https://github.com/FEX-Emu/linux.git
synced 2025-01-16 06:31:46 +00:00
net: aquantia: Limit number of MSIX irqs to the number of cpus
There is no much practical use from having MSIX vectors more that number of cpus, thus cap this first with preconfigured limit, then with number of cpus online. Signed-off-by: Pavel Belous <pavel.belous@aquantia.com> Signed-off-by: Igor Russkikh <igor.russkikh@aquantia.com> Signed-off-by: David S. Miller <davem@davemloft.net>
This commit is contained in:
parent
93d87b8fbe
commit
4c8bb609d3
@ -85,6 +85,7 @@ int aq_pci_func_init(struct aq_pci_func_s *self)
|
||||
int err = 0;
|
||||
unsigned int bar = 0U;
|
||||
unsigned int port = 0U;
|
||||
unsigned int numvecs = 0U;
|
||||
|
||||
err = pci_enable_device(self->pdev);
|
||||
if (err < 0)
|
||||
@ -142,10 +143,12 @@ int aq_pci_func_init(struct aq_pci_func_s *self)
|
||||
}
|
||||
}
|
||||
|
||||
/*enable interrupts */
|
||||
numvecs = min((u8)AQ_CFG_VECS_DEF, self->aq_hw_caps.msix_irqs);
|
||||
numvecs = min(numvecs, num_online_cpus());
|
||||
|
||||
/* enable interrupts */
|
||||
#if !AQ_CFG_FORCE_LEGACY_INT
|
||||
err = pci_alloc_irq_vectors(self->pdev, self->aq_hw_caps.msix_irqs,
|
||||
self->aq_hw_caps.msix_irqs, PCI_IRQ_MSIX);
|
||||
err = pci_alloc_irq_vectors(self->pdev, numvecs, numvecs, PCI_IRQ_MSIX);
|
||||
|
||||
if (err < 0) {
|
||||
err = pci_alloc_irq_vectors(self->pdev, 1, 1,
|
||||
@ -153,7 +156,7 @@ int aq_pci_func_init(struct aq_pci_func_s *self)
|
||||
if (err < 0)
|
||||
goto err_exit;
|
||||
}
|
||||
#endif
|
||||
#endif /* AQ_CFG_FORCE_LEGACY_INT */
|
||||
|
||||
/* net device init */
|
||||
for (port = 0; port < self->ports; ++port) {
|
||||
|
Loading…
x
Reference in New Issue
Block a user