mirror of
https://github.com/FEX-Emu/linux.git
synced 2024-12-21 00:42:16 +00:00
soc: renesas: Add r8a7796 SYSC PM Domain Binding Definitions
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be> Acked-by: Laurent Pinchart <laurent.pinchart@ideasonboard.com> Signed-off-by: Simon Horman <horms+renesas@verge.net.au>
This commit is contained in:
parent
2ff1bf77e4
commit
74699228b9
36
include/dt-bindings/power/r8a7796-sysc.h
Normal file
36
include/dt-bindings/power/r8a7796-sysc.h
Normal file
@ -0,0 +1,36 @@
|
||||
/*
|
||||
* Copyright (C) 2016 Glider bvba
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify
|
||||
* it under the terms of the GNU General Public License as published by
|
||||
* the Free Software Foundation; version 2 of the License.
|
||||
*/
|
||||
#ifndef __DT_BINDINGS_POWER_R8A7796_SYSC_H__
|
||||
#define __DT_BINDINGS_POWER_R8A7796_SYSC_H__
|
||||
|
||||
/*
|
||||
* These power domain indices match the numbers of the interrupt bits
|
||||
* representing the power areas in the various Interrupt Registers
|
||||
* (e.g. SYSCISR, Interrupt Status Register)
|
||||
*/
|
||||
|
||||
#define R8A7796_PD_CA57_CPU0 0
|
||||
#define R8A7796_PD_CA57_CPU1 1
|
||||
#define R8A7796_PD_CA53_CPU0 5
|
||||
#define R8A7796_PD_CA53_CPU1 6
|
||||
#define R8A7796_PD_CA53_CPU2 7
|
||||
#define R8A7796_PD_CA53_CPU3 8
|
||||
#define R8A7796_PD_CA57_SCU 12
|
||||
#define R8A7796_PD_CR7 13
|
||||
#define R8A7796_PD_A3VC 14
|
||||
#define R8A7796_PD_3DG_A 17
|
||||
#define R8A7796_PD_3DG_B 18
|
||||
#define R8A7796_PD_CA53_SCU 21
|
||||
#define R8A7796_PD_A3IR 24
|
||||
#define R8A7796_PD_A2VC0 25
|
||||
#define R8A7796_PD_A2VC1 26
|
||||
|
||||
/* Always-on power area */
|
||||
#define R8A7796_PD_ALWAYS_ON 32
|
||||
|
||||
#endif /* __DT_BINDINGS_POWER_R8A7796_SYSC_H__ */
|
Loading…
Reference in New Issue
Block a user