FEX-Emu/linux
1
0
Fork 0
mirror of https://github.com/FEX-Emu/linux.git synced 2025-01-16 22:51:32 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

spi: tegra: convert to standard DMA DT bindings

Browse Source 
By using dma_request_slave_channel_or_err(), the DMA slave ID can be
looked up from standard DT properties, and squirrelled away during
channel allocation. Hence, there's no need to use a custom DT property
to store the slave ID.

Signed-off-by: Stephen Warren <swarren@nvidia.com>
Acked-by: Mark Brown <broonie@linaro.org>
This commit is contained in:
Stephen Warren 2013-11-11 13:13:47 -07:00
parent ff2251e3de
commit a915d150f6
2 changed files with 34 additions and 62 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

48
drivers/spi/spi-tegra114.c
View File

@ -178,7 +178,6 @@ struct tegra_spi_data {
void __iomem *base; void __iomem *base;
phys_addr_t phys; phys_addr_t phys;
unsigned irq; unsigned irq;
int dma_req_sel;
u32 spi_max_frequency; u32 spi_max_frequency;
u32 cur_speed; u32 cur_speed;
@ -601,15 +600,15 @@ static int tegra_spi_init_dma_param(struct tegra_spi_data *tspi,
dma_addr_t dma_phys; dma_addr_t dma_phys;
int ret; int ret;
struct dma_slave_config dma_sconfig; struct dma_slave_config dma_sconfig;
dma_cap_mask_t mask;
dma_cap_zero(mask); dma_chan = dma_request_slave_channel_reason(tspi->dev,
dma_cap_set(DMA_SLAVE, mask); dma_to_memory ? "rx" : "tx");
dma_chan = dma_request_channel(mask, NULL, NULL); if (IS_ERR(dma_chan)) {
if (!dma_chan) { ret = PTR_ERR(dma_chan);
dev_err(tspi->dev, if (ret != -EPROBE_DEFER)
"Dma channel is not available, will try later\n"); dev_err(tspi->dev,
return -EPROBE_DEFER; "Dma channel is not available: %d\n", ret);
return ret;
} }
dma_buf = dma_alloc_coherent(tspi->dev, tspi->dma_buf_size, dma_buf = dma_alloc_coherent(tspi->dev, tspi->dma_buf_size,
@ -620,7 +619,6 @@ static int tegra_spi_init_dma_param(struct tegra_spi_data *tspi,
return -ENOMEM; return -ENOMEM;
} }
dma_sconfig.slave_id = tspi->dma_req_sel;
if (dma_to_memory) { if (dma_to_memory) {
dma_sconfig.src_addr = tspi->phys + SPI_RX_FIFO; dma_sconfig.src_addr = tspi->phys + SPI_RX_FIFO;
dma_sconfig.src_addr_width = DMA_SLAVE_BUSWIDTH_4_BYTES; dma_sconfig.src_addr_width = DMA_SLAVE_BUSWIDTH_4_BYTES;
@ -1055,11 +1053,6 @@ static void tegra_spi_parse_dt(struct platform_device *pdev,
struct tegra_spi_data *tspi) struct tegra_spi_data *tspi)
{ {
struct device_node *np = pdev->dev.of_node; struct device_node *np = pdev->dev.of_node;
u32 of_dma[2];
if (of_property_read_u32_array(np, "nvidia,dma-request-selector",
of_dma, 2) >= 0)
tspi->dma_req_sel = of_dma[1];
if (of_property_read_u32(np, "spi-max-frequency", if (of_property_read_u32(np, "spi-max-frequency",
&tspi->spi_max_frequency)) &tspi->spi_max_frequency))
@ -1138,22 +1131,15 @@ static int tegra_spi_probe(struct platform_device *pdev)
tspi->max_buf_size = SPI_FIFO_DEPTH << 2; tspi->max_buf_size = SPI_FIFO_DEPTH << 2;
tspi->dma_buf_size = DEFAULT_SPI_DMA_BUF_LEN; tspi->dma_buf_size = DEFAULT_SPI_DMA_BUF_LEN;
if (tspi->dma_req_sel) { ret = tegra_spi_init_dma_param(tspi, true);
ret = tegra_spi_init_dma_param(tspi, true); if (ret < 0)
if (ret < 0) { goto exit_free_irq;
dev_err(&pdev->dev, "RxDma Init failed, err %d\n", ret); ret = tegra_spi_init_dma_param(tspi, false);
goto exit_free_irq; if (ret < 0)
} goto exit_rx_dma_free;
tspi->max_buf_size = tspi->dma_buf_size;
ret = tegra_spi_init_dma_param(tspi, false); init_completion(&tspi->tx_dma_complete);
if (ret < 0) { init_completion(&tspi->rx_dma_complete);
dev_err(&pdev->dev, "TxDma Init failed, err %d\n", ret);
goto exit_rx_dma_free;
}
tspi->max_buf_size = tspi->dma_buf_size;
init_completion(&tspi->tx_dma_complete);
init_completion(&tspi->rx_dma_complete);
}
init_completion(&tspi->xfer_completion); init_completion(&tspi->xfer_completion);

48
drivers/spi/spi-tegra20-slink.c
View File

@ -171,7 +171,6 @@ struct tegra_slink_data {
void __iomem *base; void __iomem *base;
phys_addr_t phys; phys_addr_t phys;
unsigned irq; unsigned irq;
int dma_req_sel;
u32 spi_max_frequency; u32 spi_max_frequency;
u32 cur_speed; u32 cur_speed;
@ -630,15 +629,15 @@ static int tegra_slink_init_dma_param(struct tegra_slink_data *tspi,
dma_addr_t dma_phys; dma_addr_t dma_phys;
int ret; int ret;
struct dma_slave_config dma_sconfig; struct dma_slave_config dma_sconfig;
dma_cap_mask_t mask;
dma_cap_zero(mask); dma_chan = dma_request_slave_channel(tspi->dev,
dma_cap_set(DMA_SLAVE, mask); dma_to_memory ? "rx" : "tx");
dma_chan = dma_request_channel(mask, NULL, NULL); if (IS_ERR(dma_chan)) {
if (!dma_chan) { ret = PTR_ERR(dma_chan);
dev_err(tspi->dev, if (ret != -EPROBE_DEFER)
"Dma channel is not available, will try later\n"); dev_err(tspi->dev,
return -EPROBE_DEFER; "Dma channel is not available: %d\n", ret);
return ret;
} }
dma_buf = dma_alloc_coherent(tspi->dev, tspi->dma_buf_size, dma_buf = dma_alloc_coherent(tspi->dev, tspi->dma_buf_size,
@ -649,7 +648,6 @@ static int tegra_slink_init_dma_param(struct tegra_slink_data *tspi,
return -ENOMEM; return -ENOMEM;
} }
dma_sconfig.slave_id = tspi->dma_req_sel;
if (dma_to_memory) { if (dma_to_memory) {
dma_sconfig.src_addr = tspi->phys + SLINK_RX_FIFO; dma_sconfig.src_addr = tspi->phys + SLINK_RX_FIFO;
dma_sconfig.src_addr_width = DMA_SLAVE_BUSWIDTH_4_BYTES; dma_sconfig.src_addr_width = DMA_SLAVE_BUSWIDTH_4_BYTES;
@ -1021,11 +1019,6 @@ static irqreturn_t tegra_slink_isr(int irq, void *context_data)
static void tegra_slink_parse_dt(struct tegra_slink_data *tspi) static void tegra_slink_parse_dt(struct tegra_slink_data *tspi)
{ {
struct device_node *np = tspi->dev->of_node; struct device_node *np = tspi->dev->of_node;
u32 of_dma[2];
if (of_property_read_u32_array(np, "nvidia,dma-request-selector",
of_dma, 2) >= 0)
tspi->dma_req_sel = of_dma[1];
if (of_property_read_u32(np, "spi-max-frequency", if (of_property_read_u32(np, "spi-max-frequency",
&tspi->spi_max_frequency)) &tspi->spi_max_frequency))
@ -1129,22 +1122,15 @@ static int tegra_slink_probe(struct platform_device *pdev)
tspi->max_buf_size = SLINK_FIFO_DEPTH << 2; tspi->max_buf_size = SLINK_FIFO_DEPTH << 2;
tspi->dma_buf_size = DEFAULT_SPI_DMA_BUF_LEN; tspi->dma_buf_size = DEFAULT_SPI_DMA_BUF_LEN;
if (tspi->dma_req_sel) { ret = tegra_slink_init_dma_param(tspi, true);
ret = tegra_slink_init_dma_param(tspi, true); if (ret < 0)
if (ret < 0) { goto exit_free_irq;
dev_err(&pdev->dev, "RxDma Init failed, err %d\n", ret); ret = tegra_slink_init_dma_param(tspi, false);
goto exit_free_irq; if (ret < 0)
} goto exit_rx_dma_free;
tspi->max_buf_size = tspi->dma_buf_size;
ret = tegra_slink_init_dma_param(tspi, false); init_completion(&tspi->tx_dma_complete);
if (ret < 0) { init_completion(&tspi->rx_dma_complete);
dev_err(&pdev->dev, "TxDma Init failed, err %d\n", ret);
goto exit_rx_dma_free;
}
tspi->max_buf_size = tspi->dma_buf_size;
init_completion(&tspi->tx_dma_complete);
init_completion(&tspi->rx_dma_complete);
}
init_completion(&tspi->xfer_completion); init_completion(&tspi->xfer_completion);