Liu Yu 6a800f36ac powerpc: Add SPE/EFP math emulation for E500v1/v2 processors. ... This patch add the handlers of SPE/EFP exceptions. The code is used to emulate float point arithmetic, when MSR(SPE) is enabled and receive EFP data interrupt or EFP round interrupt. This patch has no conflict with or dependence on FP math-emu. The code has been tested by TestFloat. Now the code doesn't support SPE/EFP instructions emulation (it won't be called when receive program interrupt), but it could be easily added. Signed-off-by: Liu Yu <yu.liu@freescale.com> Signed-off-by: Kumar Gala <galak@kernel.crashing.org>		2008-12-03 08:19:16 -06:00
..
fabs.c
fadd.c
fadds.c
fcmpo.c
fcmpu.c
fctiw.c
fctiwz.c
fdiv.c
fdivs.c
fmadd.c
fmadds.c
fmr.c
fmsub.c
fmsubs.c
fmul.c
fmuls.c
fnabs.c
fneg.c
fnmadd.c
fnmadds.c
fnmsub.c
fnmsubs.c
fres.c
frsp.c
frsqrte.c
fsel.c
fsqrt.c
fsqrts.c
fsub.c
fsubs.c
lfd.c
lfs.c
Makefile	powerpc: Add SPE/EFP math emulation for E500v1/v2 processors.	2008-12-03 08:19:16 -06:00
math_efp.c	powerpc: Add SPE/EFP math emulation for E500v1/v2 processors.	2008-12-03 08:19:16 -06:00
math.c
mcrfs.c
mffs.c
mtfsb0.c
mtfsb1.c
mtfsf.c
mtfsfi.c
stfd.c
stfiwx.c
stfs.c
udivmodti4.c