Alexander Graf
07fec1c2e7
KVM: PPC: E500: Ignore L1CSR1_ICFI,ICLFR
...
The L1 instruction cache control register contains bits that indicate
that we're still handling a request. Mask those out when we set the SPR
so that a read doesn't assume we're still doing something.
Signed-off-by: Alexander Graf <agraf@suse.de>
2014-05-30 14:26:17 +02:00
..
2013-10-17 15:24:26 +02:00
2013-10-17 15:24:26 +02:00
2009-03-24 11:02:56 +02:00
2014-01-09 10:14:00 +01:00
2014-01-09 10:15:11 +01:00
2013-10-17 14:49:35 +02:00
2011-09-25 19:52:29 +03:00
2013-10-17 15:36:22 +02:00
2014-03-29 19:58:02 +11:00
2013-10-17 14:49:35 +02:00
2013-08-14 15:33:35 +10:00
2014-03-26 23:34:27 +11:00
2013-08-26 13:19:56 +03:00
2013-10-17 15:45:35 +02:00
2014-01-09 10:14:59 +01:00
2013-07-08 16:20:20 +02:00
2013-07-08 16:21:13 +02:00
2013-07-08 16:21:13 +02:00
2014-03-29 19:58:52 +11:00
2013-12-05 16:05:20 +11:00
2014-03-29 19:58:35 +11:00
2013-04-26 20:27:32 +02:00
2014-04-02 14:50:10 -07:00
2014-03-29 19:58:29 +11:00
2014-03-19 19:57:14 -05:00
2013-10-17 15:36:22 +02:00
2014-01-09 10:15:00 +01:00
2013-10-17 14:45:04 +02:00
2014-01-29 18:29:01 +01:00
2014-01-29 18:29:01 +01:00
2014-03-29 19:58:23 +11:00
2014-01-27 16:01:23 +01:00
2014-01-09 10:14:54 +01:00
2013-05-02 15:28:36 +02:00
2014-01-09 10:15:00 +01:00
2013-10-17 18:42:36 +02:00
2013-01-10 13:42:30 +01:00
2013-03-22 01:21:09 +01:00
2014-01-29 18:29:01 +01:00
2014-01-09 10:15:02 +01:00
2014-03-19 19:57:15 -05:00
2014-05-30 14:26:17 +02:00
2014-01-09 10:15:08 +01:00
2013-01-24 19:23:33 +01:00
2014-01-27 16:00:54 +01:00
2014-01-09 10:14:00 +01:00
2014-01-09 10:15:08 +01:00
2014-01-09 10:14:00 +01:00
2014-01-27 16:00:39 +01:00
2010-09-02 14:07:32 +10:00
2013-05-02 15:28:36 +02:00
2013-11-15 13:51:36 +09:00
2013-10-17 15:45:35 +02:00
2014-01-09 10:14:54 +01:00
2014-01-27 16:00:55 +01:00
2011-07-12 13:16:28 +03:00
2012-04-08 12:51:19 +03:00
2013-10-17 15:37:16 +02:00
2013-10-17 15:36:22 +02:00
2013-10-17 15:37:16 +02:00