Robert Jarzmik 108f303f0e arm: pxa: add clock pll selection bits
Add missing bits for CCCR and CCSR :
 - CPLL and PPLL selection, either full speed or 13MHz
 - CPSR masks

Signed-off-by: Robert Jarzmik <robert.jarzmik@free.fr>
Signed-off-by: Mike Turquette <mturquette@linaro.org>
2014-09-30 12:31:31 -07:00
..
2013-12-11 17:32:41 -08:00
2012-12-24 09:36:38 -07:00
2011-07-12 19:45:19 +08:00
2012-11-15 13:50:13 +01:00
2012-12-24 09:36:38 -07:00
2014-06-01 01:17:12 +01:00
2012-12-24 09:36:38 -07:00
2012-12-24 09:36:38 -07:00
2012-12-24 09:36:38 -07:00
2012-12-24 09:36:38 -07:00
2013-12-11 17:32:41 -08:00
2014-06-01 01:17:12 +01:00
2014-08-08 11:00:26 -07:00
2012-12-24 09:36:38 -07:00
2012-12-24 09:36:38 -07:00
2012-12-24 09:36:38 -07:00
2012-12-24 09:36:38 -07:00
2013-12-11 17:33:01 -08:00
2014-04-05 18:32:31 -07:00
2012-12-24 09:36:38 -07:00
2013-12-11 17:32:41 -08:00
2013-12-11 17:32:41 -08:00
2012-12-24 09:36:38 -07:00
2012-12-24 09:36:38 -07:00
2014-06-01 01:17:12 +01:00
2012-03-25 14:36:31 -05:00
2012-03-25 14:36:31 -05:00
2013-04-11 10:00:05 +08:00
2012-12-24 09:36:38 -07:00
2013-12-11 17:32:41 -08:00
2014-06-01 01:17:12 +01:00
2014-06-01 01:17:12 +01:00
2013-12-11 17:32:41 -08:00
2012-12-24 09:36:38 -07:00
2012-12-24 09:36:38 -07:00