mirror of
https://github.com/FEX-Emu/linux.git
synced 2024-12-18 06:50:08 +00:00
10aebc772a
Add support for the dedicated FIFO mode on newer SoCs such as the S5PV210 partly to improve support and to fix the bug where any non-EP0 IN endpoint requires its own FIFO allocation. To fix this, we ensure that any non-zero IN endpoint is given a TXFIFO using the same allocation method as the periodic case (all our current hardware has enough FIFOs and FIFO memory for a 1:1 mapping) and ensure that the necessary transmission done interrupt is enabled. The default settings from reset for the core point all EPs at FIFO0, used for the control endpoint. However, the controller documentation states that all IN endpoints _must_ have a unique FIFO to avoid any contention during transmission. Note, this leaves us with a large IN FIFO for EP0 (which re-uses the old NPTXFIFO) for an endpoint which cannot shift more than a pair of packets at a time... this is a waste, but it looks like we cannot re-allocate space to the individual IN FIFOs as they are already maxed out (to be confirmed). Signed-off-by: Ben Dooks <ben-linux@fluff.org> Signed-off-by: Greg Kroah-Hartman <gregkh@suse.de> |
||
|---|---|---|
| .. | ||
| include/plat | ||
| adc.c | ||
| clock-clksrc.c | ||
| clock.c | ||
| dev-adc.c | ||
| dev-fb.c | ||
| dev-hsmmc1.c | ||
| dev-hsmmc2.c | ||
| dev-hsmmc.c | ||
| dev-hwmon.c | ||
| dev-i2c0.c | ||
| dev-i2c1.c | ||
| dev-i2c2.c | ||
| dev-nand.c | ||
| dev-onenand.c | ||
| dev-rtc.c | ||
| dev-ts.c | ||
| dev-uart.c | ||
| dev-usb-hsotg.c | ||
| dev-usb.c | ||
| dev-wdt.c | ||
| dma.c | ||
| gpio-config.c | ||
| gpio.c | ||
| gpiolib.c | ||
| init.c | ||
| irq-uart.c | ||
| irq-vic-timer.c | ||
| Kconfig | ||
| Makefile | ||
| pm-check.c | ||
| pm-gpio.c | ||
| pm.c | ||
| pwm-clock.c | ||
| pwm.c | ||
| s3c-pl330.c | ||
| time.c | ||
| wakeup-mask.c | ||