Dimitri Sivanich 19d78a61be x86: poll waiting for I/OAT DMA channel status
For certain system configurations a 5 usec udelay before checking I/OAT DMA
channel status is sometimes not sufficient, resulting in a false failure
status and unnecessary freeing of channel resources.  Conversely, for many
configurations 5 usec is longer than necessary.

Loop for up to 20 usec waiting for successful status before failing.

Signed-off-by: Dimitri Sivanich <sivanich@sgi.com>
Signed-off-by: Dan Williams <dan.j.williams@intel.com>
2011-05-26 17:11:24 -07:00
..
2011-03-25 22:09:00 +01:00
2011-04-06 11:51:12 +05:30
2011-05-19 16:56:26 +05:30
2011-03-11 17:52:36 -08:00
2011-05-09 17:12:23 +05:30
2011-05-19 16:56:26 +05:30