linux/Documentation
Suresh Siddha 279f146143 x86: apic: Use tsc deadline for oneshot when available
If the TSC deadline mode is supported, LAPIC timer one-shot mode can be
implemented using IA32_TSC_DEADLINE MSR. An interrupt will be generated
when the TSC value equals or exceeds the value in the IA32_TSC_DEADLINE
MSR.

This enables us to skip the APIC calibration during boot. Also, in
xapic mode, this enables us to skip the uncached apic access to re-arm
the APIC timer.

As this timer ticks at the high frequency TSC rate, we use the
TSC_DIVISOR (32) to work with the 32-bit restrictions in the
clockevent API's to avoid 64-bit divides etc (frequency is u32 and
"unsigned long" in the set_next_event(), max_delta limits the next
event to 32-bit for 32-bit kernel).

Signed-off-by: Suresh Siddha <suresh.b.siddha@intel.com>
Cc: venki@google.com
Cc: len.brown@intel.com
Link: http://lkml.kernel.org/r/1350941878.6017.31.camel@sbsiddha-desk.sc.intel.com
Signed-off-by: Thomas Gleixner <tglx@linutronix.de>
2012-11-02 11:23:37 +01:00
..
2012-10-13 10:57:01 +09:00
2012-10-11 10:55:04 +01:00
2012-09-17 13:41:56 +01:00
2012-09-09 10:35:39 +02:00
2011-09-27 18:08:04 +02:00
2012-04-03 13:09:18 +02:00
2012-10-08 13:50:12 +10:30
2012-10-28 11:12:38 -07:00
2011-09-27 18:08:04 +02:00
2012-09-06 19:11:04 +01:00
2012-10-05 22:23:54 +02:00
2012-07-18 18:35:57 -07:00
2012-10-01 18:39:45 -04:00
2012-07-09 16:42:11 -04:00
2011-09-27 18:08:04 +02:00
2012-10-07 17:29:24 +09:00
2011-11-02 16:07:02 -07:00
2012-10-02 17:26:42 -07:00
2011-09-27 18:08:04 +02:00
2012-10-09 16:22:55 +09:00
2012-03-16 20:35:01 +00:00
2012-06-03 12:05:50 +02:00
2012-07-29 21:11:05 -03:00
2011-09-27 18:08:04 +02:00
2011-09-27 18:08:04 +02:00
2012-02-28 16:05:06 +01:00
2011-09-27 18:08:04 +02:00
2012-01-02 13:04:55 +01:00