Peter De Schrijver 319af7975c clk: tegra: Define Tegra210 DMIC sync clocks
Tegra210 has 3 DMIC inputs which can be clocked from the recovered clock
of several other audio inputs (eg. i2s0, i2s1, ...). To model this, we
add a 3 new clocks similar to the audio* clocks which handle the same
function for the I2S and SPDIF clocks.

Signed-off-by: Peter De Schrijver <pdeschrijver@nvidia.com>
Reviewed-by: Mikko Perttunen <mperttunen@nvidia.com>
Tested-by: Mikko Perttunen <mperttunen@nvidia.com>
Signed-off-by: Thierry Reding <treding@nvidia.com>
2017-03-20 14:06:33 +01:00
..
2017-03-03 21:36:56 -08:00
2017-03-03 21:36:56 -08:00
2017-02-23 15:57:04 -08:00
2017-03-04 11:26:18 -08:00
2017-02-20 16:42:43 -08:00
2017-02-23 15:57:04 -08:00
2017-02-21 11:51:42 -08:00
2017-02-22 19:23:14 -08:00
2017-03-03 16:44:21 -08:00
2017-02-23 11:53:22 -08:00
2017-03-01 09:46:02 -08:00
2017-02-20 17:23:57 -08:00
2017-02-23 15:57:04 -08:00
2017-03-02 13:53:13 -08:00
2017-03-03 21:36:56 -08:00
2017-02-23 11:53:22 -08:00