Icenowy Zheng
35817d34bd
pinctrl: sunxi: change irq_bank_base to irq_bank_map ...
The Allwinner H6 SoC have its pin controllers with the first IRQ-capable
GPIO bank at IRQ bank 1 and the second bank at IRQ bank 5.
Change the current code that uses IRQ bank base to a IRQ bank map, in
order to support the case that holes exist among IRQ banks.
Signed-off-by: Icenowy Zheng <icenowy@aosc.io>
Acked-by: Maxime Ripard <maxime.ripard@bootlin.com>
Signed-off-by: Linus Walleij <linus.walleij@linaro.org>
2018-03-27 15:07:49 +02:00
2017-11-16 10:57:11 -08:00
2018-03-23 04:16:10 +01:00
2018-03-23 04:07:22 +01:00
2018-03-26 10:58:33 +02:00
2018-03-02 10:46:42 +01:00
2018-02-02 14:22:53 -08:00
2018-03-23 03:38:14 +01:00
2017-11-30 14:42:04 +01:00
2018-03-27 14:05:11 +02:00
2018-01-03 08:46:54 +01:00
2018-03-21 18:25:48 +01:00
2017-11-09 09:38:42 +01:00
2018-01-03 08:46:55 +01:00
2018-01-16 11:08:24 +01:00
2018-03-23 04:04:40 +01:00
2018-03-27 15:07:49 +02:00
2018-01-03 08:46:55 +01:00
2017-11-08 13:49:57 +01:00
2018-03-27 13:36:15 +02:00
2018-01-08 08:15:46 +01:00
2018-03-02 11:05:35 +01:00
2017-09-22 11:02:10 +02:00
2018-03-02 09:41:21 +01:00
2018-03-01 15:34:15 +01:00
2018-03-01 15:34:15 +01:00
2017-11-08 13:49:45 +01:00
2017-12-21 10:22:41 +01:00
2018-03-26 11:09:49 +02:00
2017-09-12 15:58:45 +02:00
2018-03-01 17:04:09 +01:00
2018-01-08 08:15:47 +01:00
2018-01-03 08:46:49 +01:00
2018-01-08 08:15:47 +01:00
2017-11-08 14:06:21 +01:00
2017-11-02 11:10:55 +01:00
2018-02-02 14:22:53 -08:00
2018-01-18 08:51:32 +01:00
2017-11-08 13:49:57 +01:00
2018-02-22 16:08:59 +01:00
2018-03-26 11:04:48 +02:00
2017-11-08 14:06:21 +01:00
2018-01-03 08:46:49 +01:00
2017-11-08 14:06:21 +01:00
2017-11-08 14:06:21 +01:00
2018-01-03 08:46:51 +01:00
2017-10-09 09:16:21 +02:00
2018-03-26 10:48:17 +02:00
2017-11-08 14:06:21 +01:00
2018-01-18 11:04:47 +01:00
2018-01-03 08:46:53 +01:00
2018-01-03 08:46:53 +01:00
2018-01-16 11:07:18 +01:00
35817d34bd