Russ Anderson 2022c1f136 [IA64] Update Altix nofault code ... Montecito and Montvale behaves slightly differently than previous Itanium processors, resulting in the MCA due to a failed PIO read to sometimes surfacing outside the nofault code. This code is based on discussions with Intel CPU architects and verified at customer sites. Signed-off-by: Russ Anderson <rja@sgi.com> Signed-off-by: Tony Luck <tony.luck@intel.com>		2008-01-03 13:22:54 -08:00
..
configs
dig
hp	[IA64] Guard elfcorehdr_addr with #if CONFIG_PROC_FS	2007-12-19 11:32:52 -08:00
ia32
kernel	[IA64] Adjust CMCI mask on CPU hotplug	2007-12-19 12:30:47 -08:00
lib
mm	[IA64] Avoid unnecessary TLB flushes when allocating memory	2007-12-18 16:56:50 -08:00
oprofile
pci
scripts
sn	[IA64] Update Altix nofault code	2008-01-03 13:22:54 -08:00
defconfig
install.sh
Kconfig
Kconfig.debug
Makefile
module.lds