mirror of
https://github.com/FEX-Emu/linux.git
synced 2024-12-28 04:17:47 +00:00
2d87bbd634
On the Allwinner's A31 SoC the reset line connected to the EHCI IP has to be deasserted for the EHCI block to be usable. Add support for an optional reset controller that will be deasserted on power off and asserted on power on. Signed-off-by: Boris BREZILLON <boris.brezillon@free-electrons.com> Signed-off-by: Maxime Ripard <maxime.ripard@free-electrons.com> Reviewed-by: Hans de Goede <hdegoede@redhat.com> Acked-by: Alan Stern <stern@rowland.harvard.edu> Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
38 lines
1.3 KiB
Plaintext
38 lines
1.3 KiB
Plaintext
USB EHCI controllers
|
|
|
|
Required properties:
|
|
- compatible : should be "generic-ehci".
|
|
- reg : should contain at least address and length of the standard EHCI
|
|
register set for the device. Optional platform-dependent registers
|
|
(debug-port or other) can be also specified here, but only after
|
|
definition of standard EHCI registers.
|
|
- interrupts : one EHCI interrupt should be described here.
|
|
|
|
Optional properties:
|
|
- big-endian-regs : boolean, set this for hcds with big-endian registers
|
|
- big-endian-desc : boolean, set this for hcds with big-endian descriptors
|
|
- big-endian : boolean, for hcds with big-endian-regs + big-endian-desc
|
|
- clocks : a list of phandle + clock specifier pairs
|
|
- phys : phandle + phy specifier pair
|
|
- phy-names : "usb"
|
|
- resets : phandle + reset specifier pair
|
|
|
|
Example (Sequoia 440EPx):
|
|
ehci@e0000300 {
|
|
compatible = "ibm,usb-ehci-440epx", "usb-ehci";
|
|
interrupt-parent = <&UIC0>;
|
|
interrupts = <1a 4>;
|
|
reg = <0 e0000300 90 0 e0000390 70>;
|
|
big-endian;
|
|
};
|
|
|
|
Example (Allwinner sun4i A10 SoC):
|
|
ehci0: usb@01c14000 {
|
|
compatible = "allwinner,sun4i-a10-ehci", "generic-ehci";
|
|
reg = <0x01c14000 0x100>;
|
|
interrupts = <39>;
|
|
clocks = <&ahb_gates 1>;
|
|
phys = <&usbphy 1>;
|
|
phy-names = "usb";
|
|
};
|