mirror of
https://github.com/FEX-Emu/linux.git
synced 2024-12-28 20:37:27 +00:00
1aad54a99b
This moves in the necessary libgcc bits for SUPERH32 and drops the libgcc linking for the regular targets. This in turn allows us to rip out quite a few hacks both in sh_ksyms_32 and arch/sh/Makefile. Signed-off-by: Paul Mundt <lethal@linux-sh.org>
186 lines
3.7 KiB
ArmAsm
186 lines
3.7 KiB
ArmAsm
/* Copyright (C) 1994, 1995, 1997, 1998, 1999, 2000, 2001, 2002, 2003,
|
|
2004, 2005, 2006
|
|
Free Software Foundation, Inc.
|
|
|
|
This file is free software; you can redistribute it and/or modify it
|
|
under the terms of the GNU General Public License as published by the
|
|
Free Software Foundation; either version 2, or (at your option) any
|
|
later version.
|
|
|
|
In addition to the permissions in the GNU General Public License, the
|
|
Free Software Foundation gives you unlimited permission to link the
|
|
compiled version of this file into combinations with other programs,
|
|
and to distribute those combinations without any restriction coming
|
|
from the use of this file. (The General Public License restrictions
|
|
do apply in other respects; for example, they cover modification of
|
|
the file, and distribution when not linked into a combine
|
|
executable.)
|
|
|
|
This file is distributed in the hope that it will be useful, but
|
|
WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
|
General Public License for more details.
|
|
|
|
You should have received a copy of the GNU General Public License
|
|
along with this program; see the file COPYING. If not, write to
|
|
the Free Software Foundation, 51 Franklin Street, Fifth Floor,
|
|
Boston, MA 02110-1301, USA. */
|
|
|
|
!! libgcc routines for the Renesas / SuperH SH CPUs.
|
|
!! Contributed by Steve Chamberlain.
|
|
!! sac@cygnus.com
|
|
|
|
!! ashiftrt_r4_x, ___ashrsi3, ___ashlsi3, ___lshrsi3 routines
|
|
!! recoded in assembly by Toshiyasu Morita
|
|
!! tm@netcom.com
|
|
|
|
/* SH2 optimizations for ___ashrsi3, ___ashlsi3, ___lshrsi3 and
|
|
ELF local label prefixes by J"orn Rennecke
|
|
amylaar@cygnus.com */
|
|
|
|
!
|
|
! __ashrsi3
|
|
!
|
|
! Entry:
|
|
!
|
|
! r4: Value to shift
|
|
! r5: Shifts
|
|
!
|
|
! Exit:
|
|
!
|
|
! r0: Result
|
|
!
|
|
! Destroys:
|
|
!
|
|
! (none)
|
|
!
|
|
|
|
.global __ashrsi3
|
|
|
|
.align 2
|
|
__ashrsi3:
|
|
mov #31,r0
|
|
and r0,r5
|
|
mova ashrsi3_table,r0
|
|
mov.b @(r0,r5),r5
|
|
#ifdef __sh1__
|
|
add r5,r0
|
|
jmp @r0
|
|
#else
|
|
braf r5
|
|
#endif
|
|
mov r4,r0
|
|
|
|
.align 2
|
|
ashrsi3_table:
|
|
.byte ashrsi3_0-ashrsi3_table
|
|
.byte ashrsi3_1-ashrsi3_table
|
|
.byte ashrsi3_2-ashrsi3_table
|
|
.byte ashrsi3_3-ashrsi3_table
|
|
.byte ashrsi3_4-ashrsi3_table
|
|
.byte ashrsi3_5-ashrsi3_table
|
|
.byte ashrsi3_6-ashrsi3_table
|
|
.byte ashrsi3_7-ashrsi3_table
|
|
.byte ashrsi3_8-ashrsi3_table
|
|
.byte ashrsi3_9-ashrsi3_table
|
|
.byte ashrsi3_10-ashrsi3_table
|
|
.byte ashrsi3_11-ashrsi3_table
|
|
.byte ashrsi3_12-ashrsi3_table
|
|
.byte ashrsi3_13-ashrsi3_table
|
|
.byte ashrsi3_14-ashrsi3_table
|
|
.byte ashrsi3_15-ashrsi3_table
|
|
.byte ashrsi3_16-ashrsi3_table
|
|
.byte ashrsi3_17-ashrsi3_table
|
|
.byte ashrsi3_18-ashrsi3_table
|
|
.byte ashrsi3_19-ashrsi3_table
|
|
.byte ashrsi3_20-ashrsi3_table
|
|
.byte ashrsi3_21-ashrsi3_table
|
|
.byte ashrsi3_22-ashrsi3_table
|
|
.byte ashrsi3_23-ashrsi3_table
|
|
.byte ashrsi3_24-ashrsi3_table
|
|
.byte ashrsi3_25-ashrsi3_table
|
|
.byte ashrsi3_26-ashrsi3_table
|
|
.byte ashrsi3_27-ashrsi3_table
|
|
.byte ashrsi3_28-ashrsi3_table
|
|
.byte ashrsi3_29-ashrsi3_table
|
|
.byte ashrsi3_30-ashrsi3_table
|
|
.byte ashrsi3_31-ashrsi3_table
|
|
|
|
ashrsi3_31:
|
|
rotcl r0
|
|
rts
|
|
subc r0,r0
|
|
|
|
ashrsi3_30:
|
|
shar r0
|
|
ashrsi3_29:
|
|
shar r0
|
|
ashrsi3_28:
|
|
shar r0
|
|
ashrsi3_27:
|
|
shar r0
|
|
ashrsi3_26:
|
|
shar r0
|
|
ashrsi3_25:
|
|
shar r0
|
|
ashrsi3_24:
|
|
shlr16 r0
|
|
shlr8 r0
|
|
rts
|
|
exts.b r0,r0
|
|
|
|
ashrsi3_23:
|
|
shar r0
|
|
ashrsi3_22:
|
|
shar r0
|
|
ashrsi3_21:
|
|
shar r0
|
|
ashrsi3_20:
|
|
shar r0
|
|
ashrsi3_19:
|
|
shar r0
|
|
ashrsi3_18:
|
|
shar r0
|
|
ashrsi3_17:
|
|
shar r0
|
|
ashrsi3_16:
|
|
shlr16 r0
|
|
rts
|
|
exts.w r0,r0
|
|
|
|
ashrsi3_15:
|
|
shar r0
|
|
ashrsi3_14:
|
|
shar r0
|
|
ashrsi3_13:
|
|
shar r0
|
|
ashrsi3_12:
|
|
shar r0
|
|
ashrsi3_11:
|
|
shar r0
|
|
ashrsi3_10:
|
|
shar r0
|
|
ashrsi3_9:
|
|
shar r0
|
|
ashrsi3_8:
|
|
shar r0
|
|
ashrsi3_7:
|
|
shar r0
|
|
ashrsi3_6:
|
|
shar r0
|
|
ashrsi3_5:
|
|
shar r0
|
|
ashrsi3_4:
|
|
shar r0
|
|
ashrsi3_3:
|
|
shar r0
|
|
ashrsi3_2:
|
|
shar r0
|
|
ashrsi3_1:
|
|
rts
|
|
shar r0
|
|
|
|
ashrsi3_0:
|
|
rts
|
|
nop
|