Will Deacon
40c390c768
ARM: perf: don't pretend to support counting of L1I writes ...
ARM has a harvard cache architecture and cannot write directly to the
I-side.
This patch removes the L1I write events from the cache map (which
previously returned *read* events in many cases).
Reported-by: Mike Williams <michael.williams@arm.com>
Signed-off-by: Will Deacon <will.deacon@arm.com>
2013-01-16 12:01:59 +00:00
2013-01-03 15:57:13 -08:00
2013-01-16 12:01:59 +00:00
2013-01-04 10:41:54 -08:00
2013-01-03 15:57:13 -08:00
2013-01-03 15:57:13 -08:00
2012-12-21 16:39:08 -08:00
2013-01-03 15:57:13 -08:00
2013-01-03 15:57:13 -08:00
2012-12-21 16:39:08 -08:00
2012-12-20 18:05:28 -08:00
2013-01-03 16:17:50 -08:00
2013-01-03 15:57:13 -08:00
2013-01-03 15:57:13 -08:00
2013-01-07 07:39:32 -08:00
2013-01-07 07:50:41 -08:00
2013-01-03 15:57:13 -08:00
2013-01-03 15:57:13 -08:00
2013-01-03 15:57:13 -08:00
2013-01-03 16:17:50 -08:00
2013-01-03 15:57:13 -08:00
2013-01-03 15:57:13 -08:00
2013-01-03 15:57:13 -08:00
2013-01-03 15:57:04 -08:00
2013-01-03 15:57:13 -08:00
2012-12-20 18:05:28 -08:00
2013-01-03 15:57:13 -08:00
2013-01-03 15:57:04 -08:00
2012-12-21 16:39:08 -08:00
2012-12-20 18:05:28 -08:00
40c390c768