William Wu 475c8beb35 usb: dwc3: add DWC3_GUCTL1 reg for debug
GUCTL1 reg has some useful functions which can be
written by user. For rockchip platform, we set
GUCTL1.DEV_FORCE_20_CLK_FOR_30_CLK (bit26, applicable
for the core is programmed to operate in 2.0 device
only) to 1 in bootrom, and after start the kernel,
we want to check whether this bit can be reset to
default 0 after the core reset. Dump GUCTL1 reg from
debugfs is more convenient for us.

Signed-off-by: William Wu <william.wu@rock-chips.com>
Signed-off-by: Felipe Balbi <felipe.balbi@linux.intel.com>
2016-06-20 12:32:46 +03:00
..
2016-06-18 01:55:55 +02:00
2016-05-27 15:26:11 -07:00
2016-05-31 11:52:59 -07:00
2016-06-18 06:04:01 -10:00
2016-05-24 11:00:20 -07:00
2016-05-19 11:27:09 -07:00
2016-05-31 22:17:05 +05:30
2016-06-17 20:21:12 -07:00
2016-06-09 22:38:16 +02:00
2016-06-18 06:05:28 -10:00
2016-05-18 16:38:59 -07:00
2016-05-27 15:26:11 -07:00
2016-06-14 10:51:42 +02:00
2016-05-26 19:34:26 -07:00
2016-06-09 14:28:28 -06:00
2016-05-27 15:26:11 -07:00
2016-05-20 21:20:31 -07:00
2016-06-15 09:51:35 +01:00
2016-06-10 23:06:21 -07:00
2016-05-20 21:26:15 -07:00
2016-05-29 22:32:27 -07:00
2016-05-26 19:34:26 -07:00
2016-05-20 18:33:37 -07:00
2016-05-28 12:23:12 -07:00
2016-05-31 21:25:52 -06:00
2016-05-10 01:19:26 -07:00
2016-05-31 08:20:43 +03:00
2016-05-23 11:18:01 -07:00