Matthew Fleming 0d3e0460f3 MMC: CSD and CID timeout values
The MMC spec states that the timeout for accessing the CSD and CID
registers is 64 clock cycles.

Signed-off-by: Matthew Fleming <matthew.fleming@imgtec.com>
Signed-off-by: Pierre Ossman <drzeus@drzeus.cx>
2008-10-12 11:04:37 +02:00
..
2008-07-27 01:26:17 +02:00
2008-07-27 01:26:17 +02:00
2008-07-27 01:26:17 +02:00
2007-07-09 21:28:01 +02:00
2007-05-08 22:41:55 +02:00
2008-10-12 11:04:37 +02:00
2007-09-23 21:51:30 +02:00
2008-07-15 14:14:41 +02:00
2007-11-02 08:47:06 +01:00
2008-07-15 14:14:41 +02:00
2007-10-14 08:53:33 -07:00
2007-09-23 19:45:31 +02:00
2008-10-12 11:04:34 +02:00