Catalin Marinas 5108c67c37 arm64: Execute DSB during thread switching for TLB/cache maintenance
The DSB following TLB or cache maintenance ops must be run on the same
CPU. With kernel preemption enabled or for user-space cache maintenance
this may not be the case. This patch adds an explicit DSB in the
__switch_to() function.

Signed-off-by: Catalin Marinas <catalin.marinas@arm.com>
2013-04-25 17:45:48 +01:00
..
2012-09-17 13:42:21 +01:00
2012-09-17 13:41:59 +01:00
2012-09-17 13:42:14 +01:00
2012-09-17 13:42:13 +01:00
2012-09-17 13:42:14 +01:00
2012-12-05 11:26:49 +00:00
2012-09-17 13:42:04 +01:00
2013-01-29 16:56:37 +00:00
2012-09-17 13:42:19 +01:00
2013-02-14 09:17:29 -05:00
2012-09-17 10:24:46 +01:00
2013-02-24 10:52:26 -05:00
2013-02-14 09:17:29 -05:00
2012-09-17 13:42:21 +01:00