Chanwoo Choi 5785d6e61f clk: samsung: exynos5433: Add clocks for CMU_BUS{0|1|2} domains
This patch adds the mux/divider/gate clocks for CMU_BUS{0|1|2} domains
which contain global data buses clocked at up the 400MHz. These blocks
transfer data between DRAM and various sub-blocks. These clock domains
also contain global peripheral buses clocked at 67/111/200/222/266/333/400
MHz and used for register accesses.

Signed-off-by: Chanwoo Choi <cw00.choi@samsung.com>
Acked-by: Inki Dae <inki.dae@samsung.com>
Reviewed-by: Pankaj Dubey <pankaj.dubey@samsung.com>
Signed-off-by: Sylwester Nawrocki <s.nawrocki@samsung.com>
2015-02-04 18:58:13 +01:00
..
2014-12-14 16:10:09 -08:00
2014-12-14 16:10:09 -08:00
2014-12-19 12:57:45 -08:00
2014-12-14 16:10:09 -08:00
2014-12-14 16:10:09 -08:00
2014-12-14 16:10:09 -08:00
2014-12-14 16:10:09 -08:00
2014-12-14 16:10:09 -08:00
2014-12-15 18:06:13 -08:00
2014-12-14 16:43:47 -08:00
2014-12-14 16:10:09 -08:00
2014-12-15 18:06:13 -08:00
2014-12-20 13:42:57 -08:00
2014-12-14 16:10:09 -08:00
2014-12-14 12:13:05 -08:00
2014-12-17 09:59:26 -08:00
2014-12-14 16:10:09 -08:00
2014-12-19 12:57:45 -08:00
2014-12-17 09:59:26 -08:00
2014-12-16 14:53:01 -08:00
2014-12-14 16:10:09 -08:00
2014-12-18 20:24:55 -08:00
2014-12-17 10:10:51 -08:00
2014-12-14 16:10:09 -08:00
2014-12-14 16:10:09 -08:00
2014-12-14 16:10:09 -08:00
2014-12-20 13:42:57 -08:00
2014-12-20 13:42:57 -08:00
2014-12-14 16:43:47 -08:00
2014-12-20 13:42:57 -08:00
2014-12-17 10:44:22 -08:00
2014-12-14 16:43:47 -08:00
2014-12-15 18:06:13 -08:00
2014-12-15 18:06:13 -08:00