Peter Zijlstra 63b6a6758e perf events, x86: Fix Intel Nehalem and Westmere last level cache event definitions
The Intel Nehalem offcore bits implemented in:

  e994d7d23a0b: perf: Fix LLC-* events on Intel Nehalem/Westmere

... are wrong: they implemented _ACCESS as _HIT and counted OTHER_CORE_HIT* as
MISS even though its clearly documented as an L3 hit ...

Fix them and the Westmere definitions as well.

Cc: Andi Kleen <ak@linux.intel.com>
Cc: Lin Ming <ming.m.lin@intel.com>
Cc: Arnaldo Carvalho de Melo <acme@redhat.com>
Cc: Frederic Weisbecker <fweisbec@gmail.com>
Cc: Mike Galbraith <efault@gmx.de>
Cc: Steven Rostedt <rostedt@goodmis.org>
Link: http://lkml.kernel.org/r/1299119690-13991-3-git-send-email-ming.m.lin@intel.com
Signed-off-by: Ingo Molnar <mingo@elte.hu>
2011-05-06 11:24:48 +02:00
..
2011-03-23 02:34:54 -04:00
2011-03-18 10:39:30 +01:00
2011-03-18 10:39:30 +01:00
2011-03-12 14:12:00 +01:00
2011-03-18 10:39:30 +01:00
2011-02-17 14:59:22 +01:00
2011-03-18 10:39:30 +01:00
2011-03-18 10:39:30 +01:00
2011-01-13 17:32:39 -08:00
2011-03-18 10:39:30 +01:00
2011-02-23 22:27:55 +01:00
2011-03-18 10:39:30 +01:00
2011-01-13 17:32:40 -08:00
2011-03-18 10:39:30 +01:00
2011-01-07 15:08:53 +01:00
2011-03-18 10:39:30 +01:00
2011-03-18 10:39:30 +01:00
2011-01-13 17:32:41 -08:00
2011-03-18 10:39:30 +01:00