Russ Anderson 2022c1f136 [IA64] Update Altix nofault code
Montecito and Montvale behaves slightly differently than previous
Itanium processors, resulting in the MCA due to a failed PIO read
to sometimes surfacing outside the nofault code.  This code is
based on discussions with Intel CPU architects and verified at
customer sites.

Signed-off-by: Russ Anderson <rja@sgi.com>
Signed-off-by: Tony Luck <tony.luck@intel.com>
2008-01-03 13:22:54 -08:00
..
2007-12-17 19:28:16 -08:00
2008-01-03 13:22:54 -08:00
2007-11-28 01:24:04 +09:00
2007-11-26 19:15:31 -08:00
2007-11-05 12:18:17 +09:00
2007-12-20 13:55:45 -08:00
2007-10-20 01:24:05 +02:00
2008-01-01 11:30:35 -08:00