mirror of
https://github.com/FEX-Emu/linux.git
synced 2025-01-12 12:22:42 +00:00
4e5fad429b
Commit eed85ff4c0da ("PCI/DPC: Enable DPC only if AER is available") made
DPC control dependent whether AER is enabled in the OS. However, it does
not take into account situations where BIOS has not given OS control of
AER:
acpi PNP0A08:00: _OSC: OS supports [ExtendedConfig ASPM ClockPM Segments MSI]
acpi PNP0A08:00: _OSC: platform does not support [AER]
acpi PNP0A08:00: _OSC: OS now controls [PCIeHotplug PME PCIeCapability]
I think here it is better not to enable DPC even if the capability is
available because then it would be against what "Determination of DPC
Control" note in PCIe 4.0 sec 6.1.10 recommends.
Signed-off-by: Mika Westerberg <mika.westerberg@linux.intel.com>
Signed-off-by: Bjorn Helgaas <helgaas@kernel.org>
58 lines
1.6 KiB
C
58 lines
1.6 KiB
C
// SPDX-License-Identifier: GPL-2.0
|
|
/*
|
|
* PCIe Port Native Services Support, ACPI-Related Part
|
|
*
|
|
* Copyright (C) 2010 Rafael J. Wysocki <rjw@sisk.pl>, Novell Inc.
|
|
*/
|
|
|
|
#include <linux/pci.h>
|
|
#include <linux/kernel.h>
|
|
#include <linux/errno.h>
|
|
#include <linux/acpi.h>
|
|
#include <linux/pci-acpi.h>
|
|
|
|
#include "aer/aerdrv.h"
|
|
#include "../pci.h"
|
|
#include "portdrv.h"
|
|
|
|
/**
|
|
* pcie_port_acpi_setup - Request the BIOS to release control of PCIe services.
|
|
* @port: PCIe Port service for a root port or event collector.
|
|
* @srv_mask: Bit mask of services that can be enabled for @port.
|
|
*
|
|
* Invoked when @port is identified as a PCIe port device. To avoid conflicts
|
|
* with the BIOS PCIe port native services support requires the BIOS to yield
|
|
* control of these services to the kernel. The mask of services that the BIOS
|
|
* allows to be enabled for @port is written to @srv_mask.
|
|
*
|
|
* NOTE: It turns out that we cannot do that for individual port services
|
|
* separately, because that would make some systems work incorrectly.
|
|
*/
|
|
void pcie_port_acpi_setup(struct pci_dev *port, int *srv_mask)
|
|
{
|
|
struct acpi_pci_root *root;
|
|
acpi_handle handle;
|
|
u32 flags;
|
|
|
|
if (acpi_pci_disabled)
|
|
return;
|
|
|
|
handle = acpi_find_root_bridge_handle(port);
|
|
if (!handle)
|
|
return;
|
|
|
|
root = acpi_pci_find_root(handle);
|
|
if (!root)
|
|
return;
|
|
|
|
flags = root->osc_control_set;
|
|
|
|
*srv_mask = 0;
|
|
if (flags & OSC_PCI_EXPRESS_NATIVE_HP_CONTROL)
|
|
*srv_mask |= PCIE_PORT_SERVICE_HP;
|
|
if (flags & OSC_PCI_EXPRESS_PME_CONTROL)
|
|
*srv_mask |= PCIE_PORT_SERVICE_PME;
|
|
if (flags & OSC_PCI_EXPRESS_AER_CONTROL)
|
|
*srv_mask |= PCIE_PORT_SERVICE_AER | PCIE_PORT_SERVICE_DPC;
|
|
}
|