mirror of
https://github.com/FEX-Emu/linux.git
synced 2024-12-18 06:50:08 +00:00
9b1489e989
Removed selection of COMMON_CLKDEV by CONFIG_ARCH_MX5. This is handled in03e09cd890. arch/arm/plat-mxc/iomux-mx1-mx2.c was moved to arch/arm/plat-mxc/iomux-v1.c in5e2e95f520and got bug fixed in5c17ef878f. The bug in arch/arm/plat-mxc/iomux-v1.c isn't present any more sincebac3fcfad5, so arch/arm/plat-mxc/iomux-mx1-mx2.c is simply deleted. Conflicts: arch/arm/plat-mxc/Kconfig arch/arm/plat-mxc/Makefile arch/arm/plat-mxc/iomux-mx1-mx2.c Signed-off-by: Uwe Kleine-König <u.kleine-koenig@pengutronix.de>
73 lines
1.9 KiB
C
73 lines
1.9 KiB
C
/*
|
|
* Copyright 2004-2007 Freescale Semiconductor, Inc. All Rights Reserved.
|
|
*/
|
|
|
|
/*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* published by the Free Software Foundation.
|
|
*/
|
|
|
|
#ifndef __ASM_ARCH_MXC_IRQS_H__
|
|
#define __ASM_ARCH_MXC_IRQS_H__
|
|
|
|
/*
|
|
* SoCs with TZIC interrupt controller have 128 IRQs, those with AVIC have 64
|
|
*/
|
|
#ifdef CONFIG_MXC_TZIC
|
|
#define MXC_INTERNAL_IRQS 128
|
|
#else
|
|
#define MXC_INTERNAL_IRQS 64
|
|
#endif
|
|
|
|
#define MXC_GPIO_IRQ_START MXC_INTERNAL_IRQS
|
|
|
|
/* these are ordered by size to support multi-SoC kernels */
|
|
#if defined CONFIG_ARCH_MX2
|
|
#define MXC_GPIO_IRQS (32 * 6)
|
|
#elif defined CONFIG_ARCH_MX1
|
|
#define MXC_GPIO_IRQS (32 * 4)
|
|
#elif defined CONFIG_ARCH_MX25
|
|
#define MXC_GPIO_IRQS (32 * 4)
|
|
#elif defined CONFIG_ARCH_MX5
|
|
#define MXC_GPIO_IRQS (32 * 4)
|
|
#elif defined CONFIG_ARCH_MXC91231
|
|
#define MXC_GPIO_IRQS (32 * 4)
|
|
#elif defined CONFIG_ARCH_MX3
|
|
#define MXC_GPIO_IRQS (32 * 3)
|
|
#endif
|
|
|
|
/*
|
|
* The next 16 interrupts are for board specific purposes. Since
|
|
* the kernel can only run on one machine at a time, we can re-use
|
|
* these. If you need more, increase MXC_BOARD_IRQS, but keep it
|
|
* within sensible limits.
|
|
*/
|
|
#define MXC_BOARD_IRQ_START (MXC_INTERNAL_IRQS + MXC_GPIO_IRQS)
|
|
|
|
#ifdef CONFIG_MACH_MX31ADS_WM1133_EV1
|
|
#define MXC_BOARD_IRQS 80
|
|
#else
|
|
#define MXC_BOARD_IRQS 16
|
|
#endif
|
|
|
|
#define MXC_IPU_IRQ_START (MXC_BOARD_IRQ_START + MXC_BOARD_IRQS)
|
|
|
|
#ifdef CONFIG_MX3_IPU_IRQS
|
|
#define MX3_IPU_IRQS CONFIG_MX3_IPU_IRQS
|
|
#else
|
|
#define MX3_IPU_IRQS 0
|
|
#endif
|
|
/* REVISIT: Add IPU irqs on IMX51 */
|
|
|
|
#define NR_IRQS (MXC_IPU_IRQ_START + MX3_IPU_IRQS)
|
|
|
|
extern int imx_irq_set_priority(unsigned char irq, unsigned char prio);
|
|
|
|
/* all normal IRQs can be FIQs */
|
|
#define FIQ_START 0
|
|
/* switch betwean IRQ and FIQ */
|
|
extern int mxc_set_irq_fiq(unsigned int irq, unsigned int type);
|
|
|
|
#endif /* __ASM_ARCH_MXC_IRQS_H__ */
|