Lennert Buytenhek 573a652fb0 ARM: Add Tauros2 L2 cache controller support ...

Support for the Tauros2 L2 cache controller as used with the PJ1
and PJ4 CPUs.

Signed-off-by: Lennert Buytenhek <buytenh@marvell.com>
Signed-off-by: Saeed Bishara <saeed@marvell.com>
Signed-off-by: Nicolas Pitre <nico@marvell.com>

2009-11-27 15:43:21 -05:00

..

include/mach

ARM: add base support for Marvell Dove SoC

2009-11-27 15:43:06 -05:00

addr-map.c

ARM: add base support for Marvell Dove SoC

2009-11-27 15:43:06 -05:00

common.c

ARM: Add Tauros2 L2 cache controller support

2009-11-27 15:43:21 -05:00

common.h

ARM: add base support for Marvell Dove SoC

2009-11-27 15:43:06 -05:00

dove-db-setup.c

ARM: add base support for Marvell Dove SoC

2009-11-27 15:43:06 -05:00

irq.c

ARM: add base support for Marvell Dove SoC

2009-11-27 15:43:06 -05:00

Kconfig

ARM: add base support for Marvell Dove SoC

2009-11-27 15:43:06 -05:00

Makefile

ARM: add base support for Marvell Dove SoC

2009-11-27 15:43:06 -05:00

Makefile.boot

ARM: add base support for Marvell Dove SoC

2009-11-27 15:43:06 -05:00

pcie.c

ARM: add base support for Marvell Dove SoC

2009-11-27 15:43:06 -05:00