mirror of
https://github.com/FEX-Emu/linux.git
synced 2025-02-20 20:26:27 +00:00
![Russell King](/assets/img/avatar_default.png)
The cache size should already be present in the L2 cache auxiliary control register: it is part of the integration process to configure the hardware IP. Most platforms get this right, yet still many cargo-cult program, and assume that they always need specifying to the L2 cache code. Remove them so we can find out which really need this. Signed-off-by: Russell King <rmk+kernel@arm.linux.org.uk>