Catalin Marinas 6a0e243069 [ARM] 3352/1: DSB required for the completion of a TLB maintenance operation
Patch from Catalin Marinas

Chapter B2.7.3 in the latest ARM ARM (with v6 information) states that
the completion of a TLB maintenance operation is only guaranteed by
the execution of a DSB (Data Syncronization Barrier, formerly Data
Write Barrier or Drain Write Buffer).

Note that a DSB is only needed in the flush_tlb_kernel_* functions
since the completion is guaranteed by a mode change (i.e. switching
back to user mode) for the flush_tlb_user_* functions.

Signed-off-by: Catalin Marinas <catalin.marinas@arm.com>
Signed-off-by: Russell King <rmk+kernel@arm.linux.org.uk>
2006-03-07 14:42:27 +00:00
..
2006-01-03 17:39:34 +00:00
2006-01-03 13:11:06 -08:00
2006-01-08 20:13:39 -08:00
2006-01-03 17:39:34 +00:00
2005-11-02 21:51:40 +00:00
2005-10-28 08:16:47 -07:00
2006-01-08 20:13:39 -08:00
2006-01-09 19:23:11 +00:00
2006-01-10 08:01:34 -08:00
2006-01-08 20:13:46 -08:00
2005-10-18 07:51:34 +01:00
2006-02-15 15:32:22 -08:00
2005-12-01 20:58:01 +00:00
2006-02-16 11:08:09 +00:00
2006-01-12 09:08:55 -08:00
2005-10-29 21:40:37 -07:00