Markos Chandras b5ad2c2193 MIPS: mm: scache: Add secondary cache support for MIPS R6 cores
The secondary cache initialization and configuration code is processor
specific so we need to handle MIPS R6 cores as well.

Signed-off-by: Markos Chandras <markos.chandras@imgtec.com>
2015-02-17 15:37:31 +00:00
..
2013-02-01 10:00:22 +01:00
2013-02-01 10:00:22 +01:00
2013-07-10 18:11:34 -07:00
2015-02-17 15:37:30 +00:00
2013-02-01 10:00:22 +01:00
2014-11-24 07:44:49 +01:00