Andre Przywara 7ef8aa72ab x86, cpu: Fix renamed, not-yet-shipping AMD CPUID feature bit
The AMD SSE5 feature set as-it has been replaced by some extensions
to the AVX instruction set. Thus the bit formerly advertised as SSE5
is re-used for one of these extensions (XOP).
Although this changes the /proc/cpuinfo output, it is not user visible, as
there are no CPUs (yet) having this feature.
To avoid confusion this should be added to the stable series, too.

Cc: stable@kernel.org [.32.x .34.x, .35.x]
Signed-off-by: Andre Przywara <andre.przywara@amd.com>
LKML-Reference: <1283778860-26843-2-git-send-email-andre.przywara@amd.com>
Signed-off-by: H. Peter Anvin <hpa@linux.intel.com>
2010-09-08 13:32:55 -07:00
..
2010-06-08 21:13:48 +02:00
2010-08-02 08:45:56 -07:00
2010-04-06 15:52:11 -07:00
2010-04-28 17:25:53 -07:00
2009-12-05 09:10:12 -08:00
2010-02-16 21:22:26 -08:00
2010-05-07 17:13:04 -07:00
2010-03-10 13:23:34 +01:00
2010-04-30 12:19:53 +02:00
2010-08-14 22:26:51 +02:00
2010-06-09 11:12:36 +02:00
2010-01-05 15:34:49 +09:00
2010-05-07 17:13:04 -07:00
2010-08-02 08:45:56 -07:00
2010-02-12 09:42:39 -08:00
2010-07-20 17:41:14 -07:00
2010-01-22 16:05:42 -08:00
2010-08-01 10:46:31 +03:00