mirror of
https://github.com/FEX-Emu/linux.git
synced 2024-12-28 20:37:27 +00:00
8062b4aafc
Support for the new H5 SoC and the PRCM block found in a number of SoCs as well, plus the usual chunk of fixes and minor enhancements. -----BEGIN PGP SIGNATURE----- iQIcBAABCAAGBQJY5feFAAoJEBx+YmzsjxAgzicP/2zx3xYRy5C69wI5IRxAMDjg 3AGgZgVXH/ir9CHVW7oGhBo9VdgbMdTZAJCA6WKBVjpjSsRkEVeEeRMTKAPbBBll u5bFpQ2hX4WnGFlILAfXLtJJ39pEPZnHUN+ew3umR7xXMm76o7vB8Z59fd9qkgpP wXwwZPDywtLusawxDjci0Wrzek8MHkFA6WwXnlnp82CbG+tLOe+o/x9kv125x9fT td2POgaoG2FEBL1GyfqY0uzmNKs8oHwgbWmepsu5xFmmLYS4cwVHHIMAm3iOEmF+ tPZfeYxYVDY3cDfPhyj7/in3ej5SM63ZG6YSZjd2z/rXhGrcCNCmhFEwk9ie81oT uHQ6B7K4hAtV1zJ7wZZJD/vqZewOaTcb/V9S7D1bGsBLcBrswOp7yaf2ECnhSQu0 C20Vp9xFdmSTReGIpD6+HCVLYSU0DHOVx0D/+dPOTtrfJR98xiEvUPekuo9yRmuc MIBFzRJ83x9Ee5PS2jBju2V7VaGD08Q6R3JLDkCgUTaBTZq/jlNGc/9DD6llFM/E idQ6j9dJnSzU6C4QVClIxBQHJu4kGNUUeWAXqxBTEh7jUg5bnKjUXox0W44RzqPP j/ZWB60xLD/FdbaGQdxU72uFpok9Uc2fySvQqAwePe5F2j27IIMOKu/CpFmefc17 Ww+4lw2nbR3dypCxt6C7 =V49g -----END PGP SIGNATURE----- Merge tag 'sunxi-clk-for-4.12' of https://git.kernel.org/pub/scm/linux/kernel/git/sunxi/linux into clk-next Pull Allwinner clock patches for 4.12 from Maxime Ripard: Support for the new H5 SoC and the PRCM block found in a number of SoCs as well, plus the usual chunk of fixes and minor enhancements. * tag 'sunxi-clk-for-4.12' of https://git.kernel.org/pub/scm/linux/kernel/git/sunxi/linux: clk: sunxi-ng: Display index when clock registration fails clk: sunxi-ng: a33: Add offset and minimum value for DDR1 PLL N factor clk: sunxi-ng: a80: Remodel CPU cluster PLLs as N-type multiplier clocks clk: sunxi-ng: mult: Support PLL lock detection clk: sunxi-ng: add support for PRCM CCUs dt-bindings: update device tree binding for Allwinner PRCM CCUs clk: sunxi-ng: sun5i: Fix mux width for csi clock clk: sunxi-ng: tighten SoC deps on explicit AllWinner SoCs clk: sunxi-ng: add Allwinner H5 CCU support for H3 CCU driver clk: sunxi-ng: gate: Support common pre-dividers
162 lines
3.2 KiB
Plaintext
162 lines
3.2 KiB
Plaintext
config SUNXI_CCU
|
|
bool "Clock support for Allwinner SoCs"
|
|
depends on ARCH_SUNXI || COMPILE_TEST
|
|
select RESET_CONTROLLER
|
|
default ARCH_SUNXI
|
|
|
|
if SUNXI_CCU
|
|
|
|
# Base clock types
|
|
|
|
config SUNXI_CCU_DIV
|
|
bool
|
|
select SUNXI_CCU_MUX
|
|
|
|
config SUNXI_CCU_FRAC
|
|
bool
|
|
|
|
config SUNXI_CCU_GATE
|
|
bool
|
|
|
|
config SUNXI_CCU_MUX
|
|
bool
|
|
|
|
config SUNXI_CCU_MULT
|
|
bool
|
|
select SUNXI_CCU_MUX
|
|
|
|
config SUNXI_CCU_PHASE
|
|
bool
|
|
|
|
# Multi-factor clocks
|
|
|
|
config SUNXI_CCU_NK
|
|
bool
|
|
select SUNXI_CCU_GATE
|
|
|
|
config SUNXI_CCU_NKM
|
|
bool
|
|
select SUNXI_CCU_GATE
|
|
|
|
config SUNXI_CCU_NKMP
|
|
bool
|
|
select SUNXI_CCU_GATE
|
|
|
|
config SUNXI_CCU_NM
|
|
bool
|
|
select SUNXI_CCU_FRAC
|
|
select SUNXI_CCU_GATE
|
|
|
|
config SUNXI_CCU_MP
|
|
bool
|
|
select SUNXI_CCU_GATE
|
|
select SUNXI_CCU_MUX
|
|
|
|
# SoC Drivers
|
|
|
|
config SUN50I_A64_CCU
|
|
bool "Support for the Allwinner A64 CCU"
|
|
select SUNXI_CCU_DIV
|
|
select SUNXI_CCU_NK
|
|
select SUNXI_CCU_NKM
|
|
select SUNXI_CCU_NKMP
|
|
select SUNXI_CCU_NM
|
|
select SUNXI_CCU_MP
|
|
select SUNXI_CCU_PHASE
|
|
default ARM64 && ARCH_SUNXI
|
|
depends on (ARM64 && ARCH_SUNXI) || COMPILE_TEST
|
|
|
|
config SUN5I_CCU
|
|
bool "Support for the Allwinner sun5i family CCM"
|
|
select SUNXI_CCU_DIV
|
|
select SUNXI_CCU_MULT
|
|
select SUNXI_CCU_NK
|
|
select SUNXI_CCU_NKM
|
|
select SUNXI_CCU_NM
|
|
select SUNXI_CCU_MP
|
|
select SUNXI_CCU_PHASE
|
|
default MACH_SUN5I
|
|
depends on MACH_SUN5I || COMPILE_TEST
|
|
|
|
config SUN6I_A31_CCU
|
|
bool "Support for the Allwinner A31/A31s CCU"
|
|
select SUNXI_CCU_DIV
|
|
select SUNXI_CCU_NK
|
|
select SUNXI_CCU_NKM
|
|
select SUNXI_CCU_NKMP
|
|
select SUNXI_CCU_NM
|
|
select SUNXI_CCU_MP
|
|
select SUNXI_CCU_PHASE
|
|
default MACH_SUN6I
|
|
depends on MACH_SUN6I || COMPILE_TEST
|
|
|
|
config SUN8I_A23_CCU
|
|
bool "Support for the Allwinner A23 CCU"
|
|
select SUNXI_CCU_DIV
|
|
select SUNXI_CCU_MULT
|
|
select SUNXI_CCU_NK
|
|
select SUNXI_CCU_NKM
|
|
select SUNXI_CCU_NKMP
|
|
select SUNXI_CCU_NM
|
|
select SUNXI_CCU_MP
|
|
select SUNXI_CCU_PHASE
|
|
default MACH_SUN8I
|
|
depends on MACH_SUN8I || COMPILE_TEST
|
|
|
|
config SUN8I_A33_CCU
|
|
bool "Support for the Allwinner A33 CCU"
|
|
select SUNXI_CCU_DIV
|
|
select SUNXI_CCU_MULT
|
|
select SUNXI_CCU_NK
|
|
select SUNXI_CCU_NKM
|
|
select SUNXI_CCU_NKMP
|
|
select SUNXI_CCU_NM
|
|
select SUNXI_CCU_MP
|
|
select SUNXI_CCU_PHASE
|
|
default MACH_SUN8I
|
|
depends on MACH_SUN8I || COMPILE_TEST
|
|
|
|
config SUN8I_H3_CCU
|
|
bool "Support for the Allwinner H3 CCU"
|
|
select SUNXI_CCU_DIV
|
|
select SUNXI_CCU_NK
|
|
select SUNXI_CCU_NKM
|
|
select SUNXI_CCU_NKMP
|
|
select SUNXI_CCU_NM
|
|
select SUNXI_CCU_MP
|
|
select SUNXI_CCU_PHASE
|
|
default MACH_SUN8I || (ARM64 && ARCH_SUNXI)
|
|
depends on MACH_SUN8I || (ARM64 && ARCH_SUNXI) || COMPILE_TEST
|
|
|
|
config SUN8I_V3S_CCU
|
|
bool "Support for the Allwinner V3s CCU"
|
|
select SUNXI_CCU_DIV
|
|
select SUNXI_CCU_NK
|
|
select SUNXI_CCU_NKM
|
|
select SUNXI_CCU_NKMP
|
|
select SUNXI_CCU_NM
|
|
select SUNXI_CCU_MP
|
|
select SUNXI_CCU_PHASE
|
|
default MACH_SUN8I
|
|
depends on MACH_SUN8I || COMPILE_TEST
|
|
|
|
config SUN9I_A80_CCU
|
|
bool "Support for the Allwinner A80 CCU"
|
|
select SUNXI_CCU_DIV
|
|
select SUNXI_CCU_MULT
|
|
select SUNXI_CCU_GATE
|
|
select SUNXI_CCU_NKMP
|
|
select SUNXI_CCU_NM
|
|
select SUNXI_CCU_MP
|
|
select SUNXI_CCU_PHASE
|
|
default MACH_SUN9I
|
|
depends on MACH_SUN9I || COMPILE_TEST
|
|
|
|
config SUN8I_R_CCU
|
|
bool "Support for Allwinner SoCs' PRCM CCUs"
|
|
select SUNXI_CCU_DIV
|
|
select SUNXI_CCU_GATE
|
|
default MACH_SUN8I || (ARCH_SUNXI && ARM64)
|
|
|
|
endif
|