mirror of
https://github.com/FEX-Emu/linux.git
synced 2024-12-18 23:18:20 +00:00
48adbcf33b
This patch gets the DMA system for the S3C24XX ready for the S3C2443, which requires 6 dma channels at a different stride, and different base IRQ. The DMA system is now initialised from the same drivers which apply the DMA mappings, as well as removing the DMA sysdev intialisation out of the main init code (which is now being called from a sysdev probe, so cannot add a new sysdev) Signed-off-by: Ben Dooks <ben-linux@fluff.org> Signed-off-by: Russell King <rmk+kernel@arm.linux.org.uk>
78 lines
1.9 KiB
C
78 lines
1.9 KiB
C
/* linux/include/asm-arm/plat-s3c24xx/dma.h
|
|
*
|
|
* Copyright (C) 2006 Simtec Electronics
|
|
* Ben Dooks <ben@simtec.co.uk>
|
|
*
|
|
* Samsung S3C24XX DMA support
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* published by the Free Software Foundation.
|
|
*/
|
|
|
|
extern struct sysdev_class dma_sysclass;
|
|
extern struct s3c2410_dma_chan s3c2410_chans[S3C2410_DMA_CHANNELS];
|
|
|
|
#define DMA_CH_VALID (1<<31)
|
|
#define DMA_CH_NEVER (1<<30)
|
|
|
|
struct s3c24xx_dma_addr {
|
|
unsigned long from;
|
|
unsigned long to;
|
|
};
|
|
|
|
/* struct s3c24xx_dma_map
|
|
*
|
|
* this holds the mapping information for the channel selected
|
|
* to be connected to the specified device
|
|
*/
|
|
|
|
struct s3c24xx_dma_map {
|
|
const char *name;
|
|
struct s3c24xx_dma_addr hw_addr;
|
|
|
|
unsigned long channels[S3C2410_DMA_CHANNELS];
|
|
};
|
|
|
|
struct s3c24xx_dma_selection {
|
|
struct s3c24xx_dma_map *map;
|
|
unsigned long map_size;
|
|
unsigned long dcon_mask;
|
|
|
|
void (*select)(struct s3c2410_dma_chan *chan,
|
|
struct s3c24xx_dma_map *map);
|
|
};
|
|
|
|
extern int s3c24xx_dma_init_map(struct s3c24xx_dma_selection *sel);
|
|
|
|
/* struct s3c24xx_dma_order_ch
|
|
*
|
|
* channel map for one of the `enum dma_ch` dma channels. the list
|
|
* entry contains a set of low-level channel numbers, orred with
|
|
* DMA_CH_VALID, which are checked in the order in the array.
|
|
*/
|
|
|
|
struct s3c24xx_dma_order_ch {
|
|
unsigned int list[S3C2410_DMA_CHANNELS]; /* list of channels */
|
|
unsigned int flags; /* flags */
|
|
};
|
|
|
|
/* struct s3c24xx_dma_order
|
|
*
|
|
* information provided by either the core or the board to give the
|
|
* dma system a hint on how to allocate channels
|
|
*/
|
|
|
|
struct s3c24xx_dma_order {
|
|
struct s3c24xx_dma_order_ch channels[DMACH_MAX];
|
|
};
|
|
|
|
extern int s3c24xx_dma_order_set(struct s3c24xx_dma_order *map);
|
|
|
|
/* DMA init code, called from the cpu support code */
|
|
|
|
extern int s3c2410_dma_init(void);
|
|
|
|
extern int s3c24xx_dma_init(unsigned int channels, unsigned int irq,
|
|
unsigned int stride);
|