mirror of
https://github.com/FEX-Emu/linux.git
synced 2024-12-30 13:38:40 +00:00
392 lines
9.8 KiB
C
392 lines
9.8 KiB
C
/*
|
|
* MT regs definitions, follows on from mipsregs.h
|
|
* Copyright (C) 2004 - 2005 MIPS Technologies, Inc. All rights reserved.
|
|
* Elizabeth Clarke et. al.
|
|
*
|
|
*/
|
|
#ifndef _ASM_MIPSMTREGS_H
|
|
#define _ASM_MIPSMTREGS_H
|
|
|
|
#include <asm/mipsregs.h>
|
|
#include <asm/war.h>
|
|
|
|
#ifndef __ASSEMBLY__
|
|
|
|
/*
|
|
* C macros
|
|
*/
|
|
|
|
#define read_c0_mvpcontrol() __read_32bit_c0_register($0, 1)
|
|
#define write_c0_mvpcontrol(val) __write_32bit_c0_register($0, 1, val)
|
|
|
|
#define read_c0_mvpconf0() __read_32bit_c0_register($0, 2)
|
|
#define read_c0_mvpconf1() __read_32bit_c0_register($0, 3)
|
|
|
|
#define read_c0_vpecontrol() __read_32bit_c0_register($1, 1)
|
|
#define write_c0_vpecontrol(val) __write_32bit_c0_register($1, 1, val)
|
|
|
|
#define read_c0_vpeconf0() __read_32bit_c0_register($1, 2)
|
|
#define write_c0_vpeconf0(val) __write_32bit_c0_register($1, 2, val)
|
|
|
|
#define read_c0_tcstatus() __read_32bit_c0_register($2, 1)
|
|
#define write_c0_tcstatus(val) __write_32bit_c0_register($2, 1, val)
|
|
|
|
#define read_c0_tcbind() __read_32bit_c0_register($2, 2)
|
|
|
|
#define read_c0_tccontext() __read_32bit_c0_register($2, 5)
|
|
#define write_c0_tccontext(val) __write_32bit_c0_register($2, 5, val)
|
|
|
|
#else /* Assembly */
|
|
/*
|
|
* Macros for use in assembly language code
|
|
*/
|
|
|
|
#define CP0_MVPCONTROL $0,1
|
|
#define CP0_MVPCONF0 $0,2
|
|
#define CP0_MVPCONF1 $0,3
|
|
#define CP0_VPECONTROL $1,1
|
|
#define CP0_VPECONF0 $1,2
|
|
#define CP0_VPECONF1 $1,3
|
|
#define CP0_YQMASK $1,4
|
|
#define CP0_VPESCHEDULE $1,5
|
|
#define CP0_VPESCHEFBK $1,6
|
|
#define CP0_TCSTATUS $2,1
|
|
#define CP0_TCBIND $2,2
|
|
#define CP0_TCRESTART $2,3
|
|
#define CP0_TCHALT $2,4
|
|
#define CP0_TCCONTEXT $2,5
|
|
#define CP0_TCSCHEDULE $2,6
|
|
#define CP0_TCSCHEFBK $2,7
|
|
#define CP0_SRSCONF0 $6,1
|
|
#define CP0_SRSCONF1 $6,2
|
|
#define CP0_SRSCONF2 $6,3
|
|
#define CP0_SRSCONF3 $6,4
|
|
#define CP0_SRSCONF4 $6,5
|
|
|
|
#endif
|
|
|
|
/* MVPControl fields */
|
|
#define MVPCONTROL_EVP (_ULCAST_(1))
|
|
|
|
#define MVPCONTROL_VPC_SHIFT 1
|
|
#define MVPCONTROL_VPC (_ULCAST_(1) << MVPCONTROL_VPC_SHIFT)
|
|
|
|
#define MVPCONTROL_STLB_SHIFT 2
|
|
#define MVPCONTROL_STLB (_ULCAST_(1) << MVPCONTROL_STLB_SHIFT)
|
|
|
|
|
|
/* MVPConf0 fields */
|
|
#define MVPCONF0_PTC_SHIFT 0
|
|
#define MVPCONF0_PTC ( _ULCAST_(0xff))
|
|
#define MVPCONF0_PVPE_SHIFT 10
|
|
#define MVPCONF0_PVPE ( _ULCAST_(0xf) << MVPCONF0_PVPE_SHIFT)
|
|
#define MVPCONF0_TCA_SHIFT 15
|
|
#define MVPCONF0_TCA ( _ULCAST_(1) << MVPCONF0_TCA_SHIFT)
|
|
#define MVPCONF0_PTLBE_SHIFT 16
|
|
#define MVPCONF0_PTLBE (_ULCAST_(0x3ff) << MVPCONF0_PTLBE_SHIFT)
|
|
#define MVPCONF0_TLBS_SHIFT 29
|
|
#define MVPCONF0_TLBS (_ULCAST_(1) << MVPCONF0_TLBS_SHIFT)
|
|
#define MVPCONF0_M_SHIFT 31
|
|
#define MVPCONF0_M (_ULCAST_(0x1) << MVPCONF0_M_SHIFT)
|
|
|
|
|
|
/* config3 fields */
|
|
#define CONFIG3_MT_SHIFT 2
|
|
#define CONFIG3_MT (_ULCAST_(1) << CONFIG3_MT_SHIFT)
|
|
|
|
|
|
/* VPEControl fields (per VPE) */
|
|
#define VPECONTROL_TARGTC (_ULCAST_(0xff))
|
|
|
|
#define VPECONTROL_TE_SHIFT 15
|
|
#define VPECONTROL_TE (_ULCAST_(1) << VPECONTROL_TE_SHIFT)
|
|
#define VPECONTROL_EXCPT_SHIFT 16
|
|
#define VPECONTROL_EXCPT (_ULCAST_(0x7) << VPECONTROL_EXCPT_SHIFT)
|
|
|
|
/* Thread Exception Codes for EXCPT field */
|
|
#define THREX_TU 0
|
|
#define THREX_TO 1
|
|
#define THREX_IYQ 2
|
|
#define THREX_GSX 3
|
|
#define THREX_YSCH 4
|
|
#define THREX_GSSCH 5
|
|
|
|
#define VPECONTROL_GSI_SHIFT 20
|
|
#define VPECONTROL_GSI (_ULCAST_(1) << VPECONTROL_GSI_SHIFT)
|
|
#define VPECONTROL_YSI_SHIFT 21
|
|
#define VPECONTROL_YSI (_ULCAST_(1) << VPECONTROL_YSI_SHIFT)
|
|
|
|
/* VPEConf0 fields (per VPE) */
|
|
#define VPECONF0_VPA_SHIFT 0
|
|
#define VPECONF0_VPA (_ULCAST_(1) << VPECONF0_VPA_SHIFT)
|
|
#define VPECONF0_MVP_SHIFT 1
|
|
#define VPECONF0_MVP (_ULCAST_(1) << VPECONF0_MVP_SHIFT)
|
|
#define VPECONF0_XTC_SHIFT 21
|
|
#define VPECONF0_XTC (_ULCAST_(0xff) << VPECONF0_XTC_SHIFT)
|
|
|
|
/* TCStatus fields (per TC) */
|
|
#define TCSTATUS_TASID (_ULCAST_(0xff))
|
|
#define TCSTATUS_IXMT_SHIFT 10
|
|
#define TCSTATUS_IXMT (_ULCAST_(1) << TCSTATUS_IXMT_SHIFT)
|
|
#define TCSTATUS_TKSU_SHIFT 11
|
|
#define TCSTATUS_TKSU (_ULCAST_(3) << TCSTATUS_TKSU_SHIFT)
|
|
#define TCSTATUS_A_SHIFT 13
|
|
#define TCSTATUS_A (_ULCAST_(1) << TCSTATUS_A_SHIFT)
|
|
#define TCSTATUS_DA_SHIFT 15
|
|
#define TCSTATUS_DA (_ULCAST_(1) << TCSTATUS_DA_SHIFT)
|
|
#define TCSTATUS_DT_SHIFT 20
|
|
#define TCSTATUS_DT (_ULCAST_(1) << TCSTATUS_DT_SHIFT)
|
|
#define TCSTATUS_TDS_SHIFT 21
|
|
#define TCSTATUS_TDS (_ULCAST_(1) << TCSTATUS_TDS_SHIFT)
|
|
#define TCSTATUS_TSST_SHIFT 22
|
|
#define TCSTATUS_TSST (_ULCAST_(1) << TCSTATUS_TSST_SHIFT)
|
|
#define TCSTATUS_RNST_SHIFT 23
|
|
#define TCSTATUS_RNST (_ULCAST_(3) << TCSTATUS_RNST_SHIFT)
|
|
/* Codes for RNST */
|
|
#define TC_RUNNING 0
|
|
#define TC_WAITING 1
|
|
#define TC_YIELDING 2
|
|
#define TC_GATED 3
|
|
|
|
#define TCSTATUS_TMX_SHIFT 27
|
|
#define TCSTATUS_TMX (_ULCAST_(1) << TCSTATUS_TMX_SHIFT)
|
|
/* TCStatus TCU bits can use same definitions/offsets as CU bits in Status */
|
|
|
|
/* TCBind */
|
|
#define TCBIND_CURVPE_SHIFT 0
|
|
#define TCBIND_CURVPE (_ULCAST_(0xf))
|
|
|
|
#define TCBIND_CURTC_SHIFT 21
|
|
|
|
#define TCBIND_CURTC (_ULCAST_(0xff) << TCBIND_CURTC_SHIFT)
|
|
|
|
/* TCHalt */
|
|
#define TCHALT_H (_ULCAST_(1))
|
|
|
|
#ifndef __ASSEMBLY__
|
|
|
|
extern void mips_mt_regdump(void);
|
|
|
|
static inline unsigned int dvpe(void)
|
|
{
|
|
int res = 0;
|
|
|
|
__asm__ __volatile__(
|
|
" .set push \n"
|
|
" .set noreorder \n"
|
|
" .set noat \n"
|
|
" .set mips32r2 \n"
|
|
" .word 0x41610001 # dvpe $1 \n"
|
|
" move %0, $1 \n"
|
|
" ehb \n"
|
|
" .set pop \n"
|
|
: "=r" (res));
|
|
|
|
instruction_hazard();
|
|
|
|
return res;
|
|
}
|
|
|
|
static inline void __raw_evpe(void)
|
|
{
|
|
__asm__ __volatile__(
|
|
" .set push \n"
|
|
" .set noreorder \n"
|
|
" .set noat \n"
|
|
" .set mips32r2 \n"
|
|
" .word 0x41600021 # evpe \n"
|
|
" ehb \n"
|
|
" .set pop \n");
|
|
}
|
|
|
|
/* Enable multiMT if previous suggested it should be.
|
|
EMT_ENABLE to force */
|
|
|
|
#define EVPE_ENABLE MVPCONTROL_EVP
|
|
|
|
static inline void evpe(int previous)
|
|
{
|
|
if ((previous & MVPCONTROL_EVP))
|
|
__raw_evpe();
|
|
}
|
|
|
|
static inline unsigned int dmt(void)
|
|
{
|
|
int res;
|
|
|
|
__asm__ __volatile__(
|
|
" .set push \n"
|
|
" .set mips32r2 \n"
|
|
" .set noat \n"
|
|
" .word 0x41610BC1 # dmt $1 \n"
|
|
" ehb \n"
|
|
" move %0, $1 \n"
|
|
" .set pop \n"
|
|
: "=r" (res));
|
|
|
|
instruction_hazard();
|
|
|
|
return res;
|
|
}
|
|
|
|
static inline void __raw_emt(void)
|
|
{
|
|
__asm__ __volatile__(
|
|
" .set noreorder \n"
|
|
" .set mips32r2 \n"
|
|
" emt \n"
|
|
" ehb \n"
|
|
" .set mips0 \n"
|
|
" .set reorder");
|
|
}
|
|
|
|
/* enable multiVPE if previous suggested it should be.
|
|
EVPE_ENABLE to force */
|
|
|
|
#define EMT_ENABLE VPECONTROL_TE
|
|
|
|
static inline void emt(int previous)
|
|
{
|
|
if ((previous & EMT_ENABLE))
|
|
__raw_emt();
|
|
}
|
|
|
|
static inline void ehb(void)
|
|
{
|
|
__asm__ __volatile__(
|
|
" .set mips32r2 \n"
|
|
" ehb \n"
|
|
" .set mips0 \n");
|
|
}
|
|
|
|
#define mftc0(rt,sel) \
|
|
({ \
|
|
unsigned long __res; \
|
|
\
|
|
__asm__ __volatile__( \
|
|
" .set push \n" \
|
|
" .set mips32r2 \n" \
|
|
" .set noat \n" \
|
|
" # mftc0 $1, $" #rt ", " #sel " \n" \
|
|
" .word 0x41000800 | (" #rt " << 16) | " #sel " \n" \
|
|
" move %0, $1 \n" \
|
|
" .set pop \n" \
|
|
: "=r" (__res)); \
|
|
\
|
|
__res; \
|
|
})
|
|
|
|
#define mftgpr(rt) \
|
|
({ \
|
|
unsigned long __res; \
|
|
\
|
|
__asm__ __volatile__( \
|
|
" .set push \n" \
|
|
" .set mips32r2 \n" \
|
|
" mftgpr %0," #rt " \n" \
|
|
" .set pop \n" \
|
|
: "=r" (__res)); \
|
|
\
|
|
__res; \
|
|
})
|
|
|
|
#define mftr(rt,u,sel) \
|
|
({ \
|
|
unsigned long __res; \
|
|
\
|
|
__asm__ __volatile__( \
|
|
".set noat\n\t" \
|
|
"mftr\t%0, " #rt ", " #u ", " #sel "\n\t" \
|
|
".set at\n\t" \
|
|
: "=r" (__res)); \
|
|
\
|
|
__res; \
|
|
})
|
|
|
|
#define mttgpr(rd,v) \
|
|
do { \
|
|
__asm__ __volatile__( \
|
|
" .set push \n" \
|
|
" .set mips32r2 \n" \
|
|
" .set noat \n" \
|
|
" move $1, %0 \n" \
|
|
" # mttgpr $1, " #rd " \n" \
|
|
" .word 0x41810020 | (" #rd " << 11) \n" \
|
|
" .set pop \n" \
|
|
: : "r" (v)); \
|
|
} while (0)
|
|
|
|
#define mttc0(rd,sel,v) \
|
|
({ \
|
|
__asm__ __volatile__( \
|
|
" .set push \n" \
|
|
" .set mips32r2 \n" \
|
|
" .set noat \n" \
|
|
" move $1, %0 \n" \
|
|
" # mttc0 %0," #rd ", " #sel " \n" \
|
|
" .word 0x41810000 | (" #rd " << 11) | " #sel " \n" \
|
|
" .set pop \n" \
|
|
: \
|
|
: "r" (v)); \
|
|
})
|
|
|
|
|
|
#define mttr(rd,u,sel,v) \
|
|
({ \
|
|
__asm__ __volatile__( \
|
|
"mttr %0," #rd ", " #u ", " #sel \
|
|
: : "r" (v)); \
|
|
})
|
|
|
|
|
|
#define settc(tc) \
|
|
do { \
|
|
write_c0_vpecontrol((read_c0_vpecontrol()&~VPECONTROL_TARGTC) | (tc)); \
|
|
ehb(); \
|
|
} while (0)
|
|
|
|
|
|
/* you *must* set the target tc (settc) before trying to use these */
|
|
#define read_vpe_c0_vpecontrol() mftc0(1, 1)
|
|
#define write_vpe_c0_vpecontrol(val) mttc0(1, 1, val)
|
|
#define read_vpe_c0_vpeconf0() mftc0(1, 2)
|
|
#define write_vpe_c0_vpeconf0(val) mttc0(1, 2, val)
|
|
#define read_vpe_c0_status() mftc0(12, 0)
|
|
#define write_vpe_c0_status(val) mttc0(12, 0, val)
|
|
#define read_vpe_c0_cause() mftc0(13, 0)
|
|
#define write_vpe_c0_cause(val) mttc0(13, 0, val)
|
|
#define read_vpe_c0_config() mftc0(16, 0)
|
|
#define write_vpe_c0_config(val) mttc0(16, 0, val)
|
|
#define read_vpe_c0_config1() mftc0(16, 1)
|
|
#define write_vpe_c0_config1(val) mttc0(16, 1, val)
|
|
#define read_vpe_c0_config7() mftc0(16, 7)
|
|
#define write_vpe_c0_config7(val) mttc0(16, 7, val)
|
|
#define read_vpe_c0_ebase() mftc0(15,1)
|
|
#define write_vpe_c0_ebase(val) mttc0(15, 1, val)
|
|
#define write_vpe_c0_compare(val) mttc0(11, 0, val)
|
|
|
|
|
|
/* TC */
|
|
#define read_tc_c0_tcstatus() mftc0(2, 1)
|
|
#define write_tc_c0_tcstatus(val) mttc0(2,1,val)
|
|
#define read_tc_c0_tcbind() mftc0(2, 2)
|
|
#define write_tc_c0_tcbind(val) mttc0(2,2,val)
|
|
#define read_tc_c0_tcrestart() mftc0(2, 3)
|
|
#define write_tc_c0_tcrestart(val) mttc0(2,3,val)
|
|
#define read_tc_c0_tchalt() mftc0(2, 4)
|
|
#define write_tc_c0_tchalt(val) mttc0(2,4,val)
|
|
#define read_tc_c0_tccontext() mftc0(2, 5)
|
|
#define write_tc_c0_tccontext(val) mttc0(2,5,val)
|
|
|
|
/* GPR */
|
|
#define read_tc_gpr_sp() mftgpr(29)
|
|
#define write_tc_gpr_sp(val) mttgpr(29, val)
|
|
#define read_tc_gpr_gp() mftgpr(28)
|
|
#define write_tc_gpr_gp(val) mttgpr(28, val)
|
|
|
|
__BUILD_SET_C0(mvpcontrol)
|
|
|
|
#endif /* Not __ASSEMBLY__ */
|
|
|
|
#endif
|